SY89421V データシートの表示（PDF） - Micrel

部品番号

コンポーネント説明

メーカー

SY89421V

5V/3.3V HIGH-PERFORMANCE PHASE LOCKED LOOP

Micrel 

Micrel

PIN NAMES

Pin

F1

F2

RIN

RIN

FIN

FIN

HFIN

HFIN

HFOUT

HFOUT

FOUT

FOUT

VCC

VCCO

VEE

S1

S2

S3

S4

S5

Function

Filter Pin 1

Filter Pin 2

Reference Input

Inverted Reference Input

Feedback Input

Inverted Feeback Input

High Frequency Input

Inverted High Frequency Input

High Frequency Output

Inverted High Frequency Output

Frequency Output

Inverted Frequency Output

VCC

Output VCC

VEE (0V)

Select Input 1 (TTL)

Select Input 2 (TTL)

Select Input 3 (TTL)

Select Input 4 (TTL)

Select Input 5 (TTL)

ClockWorks™

SY89421V

PIN DESCRIPTION

I/O

RIN, RIN

Reference frequency inputs. These are differential signal

I/O

pairs and may be driven differentially or single-ended.

I/O

I

FIN, FIN

I

Feedback frequency inputs. These are a differential signal

pair and may be driven differentially or single-ended.

I

HFIN, HFIN

I

High frequency feedback inputs. These are a differential

I

signal pair. Differential drive is recommended.

I

F1, F2

O

These pins are connection points for the loop filter, which is to

O

be provided off-chip. F1 is the high impedance side, F2 is the

O

reference side. The loop filter should be a first order, low pass

O

with a DC block. The difference voltage on these pins will be

a dc level, which is controlled by the loop feedback and

—

determined by the required VCO frequency.

—

—

FOUT, FOUT

I

Frequency outputs for the loops. These are differential, positive

referenced, emitter-follower signals and must be terminated

I

off chip. Termination in 50 ohms is recommended.

I

I

HFOUT, HFOUT

I

High frequency output. These are a differential signal pair.

Termination in 50 ohms is recommended.

S1, S2, S3, S4, S5

These are the frequency select inputs, and are used to

configure the PLL. They are compatible with standard TTL

signal levels. See the Frequency Selection Table for details

of the logic.

VCC

This is the positive supply for the chip. It should be decoupled

and should present a very low impedance in order to assure

low-jitter operation.

VCCO

This is the positive supply for the output buffer. It is constrained

to be equal to or less than the value of VCC. It should be

decoupled and should present a very low impedance for low-

jitter.

VEE

This pin is the negative supply for the chip and is normally

connected to ground (0V).

3

Share Link: