TB62709FG データシートの表示（PDF） - Toshiba

部品番号

コンポーネント説明

メーカー

TB62709FG

TOSHIBA Bi−CMOS INTEGRATED CIRCUIT SILICON MONOLITHIC

Toshiba 

TIMING DIAGRAM

TB62709NG/FG

DATA INPUT

Transfer data to the DATA−IN pin on every 16−bit combining address (8bits) and data (8bits). After the 16th

clock signal input following this data transfer input a load signal from the LD pin.

Input the load signal using an Active High pulse. The register address is set on the rising edge of the load pulse.

On the subsequent falling edge, the data are read as data of the mode of the register.

4

2006-06-14

Share Link: