TDA9965 データシートの表示（PDF） - Philips Electronics
部品番号
コンポーネント説明
メーカー
TDA9965 Datasheet PDF : 22 Pages
| |||
Philips Semiconductors
12-bit, 5.0 V, 30 Msps analog-to-digital
interface for CCD cameras
Product specification
TDA9965
FEATURES
• Clamp and Track/Hold (CTH) circuit with adjustable
bandwidth, Programmable Gain Amplifier (PGA), 12-bit
Analog-to-Digital Converter (ADC) and reference
regulator
• Fully programmable via a 3-wire serial interface
• Sampling frequency up to 30 MHz
• PGA gain from 0 to 36 dB (in 0.05 dB steps)
• CTH programmable bandwidth from 35 to 284 MHz
typical
• Standby mode (20 mW typical)
• Low power consumption of only 425 mW typical
• 5 V operation and 2.5 to 5.25 V operation for the digital
outputs
• TTL compatible inputs; TTL and CMOS compatible
outputs.
APPLICATIONS
• CCD camera systems.
GENERAL DESCRIPTION
The TDA9965 is a 12-bit analog-to-digital interface for a
CCD camera. The device includes a CTH circuit, PGA and
a low-power 12-bit ADC, together with its reference
voltage regulator.
The CTH has a bandwidth circuit controlled by on-chip
DACs via a serial interface.
A 10-bit digital clamp controls the ADC input clamp level.
ORDERING INFORMATION
TYPE
NUMBER
TDA9965HL
NAME
LQFP48
PACKAGE
DESCRIPTION
plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm
VERSION
SOT313-2
QUICK REFERENCE DATA
SYMBOL
PARAMETER
CONDITIONS
MIN. TYP. MAX. UNIT
VCCA
VCCD
VCCO
ICCA
ICCD
ICCO
ADCres
Vi(IN)(p-p)
GCTH
PGAdyn
fpix(max)
Ntot(rms)
Vn(i)(eq)(rms)
Ptot
analog supply voltage
4.75
digital supply voltage
4.75
digital output supply voltage
2.5
analog supply current
with internal regulator
−
digital supply current
with internal regulator
−
digital output supply current
fpix = 30 MHz; CL = 10 pF on all −
data outputs; ramp input
ADC resolution
−
CTH input voltage
−
(peak-to-peak value)
CTH output amplifier gain
−
PGA dynamic range
−
maximum pixel frequency
code fco(CTH) = 0000
30
total noise from CTH input to ADC GPGA = 0 dB;
−
output (RMS value)
code fco(CTH) = 0000
equivalent input noise
(RMS value)
GPGA = 30 dB;
−
code fco(CTH) = 0000; note 1
total power consumption
−
5
5
3
65
19
1
12
2
0
36
−
0.85
90
425
5.25
5.25
5.25
−
−
−
−
−
−
−
−
−
−
−
V
V
V
mA
mA
mA
bits
V
dB
dB
MHz
LSB
µV
mW
Note
1. Noise and clamp behaviour are not guaranteed for a PGA gain higher than 30 dB.
2004 Jul 05
2
Share Link: 