DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

TSA5059A データシートの表示(PDF) - Philips Electronics

部品番号
コンポーネント説明
メーカー
TSA5059A Datasheet PDF : 24 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Philips Semiconductors
2.7 GHz I2C-bus controlled low phase
noise frequency synthesizer
Product specification
TSA5059A
XT/COMP frequency output
It is possible to output either the crystal or the comparison
frequency at pin XT/COMP to be used in the application.
For example, to drive a second PLL synthesizer saving a
quartz crystal. To output fxtal it is necessary to set bit XCE
to logic 1 and bit XCS to logic 0 or bit XCE to logic 0 and
bit XCS to logic 1 during a test mode, while to output fcomp
it is necessary to set both bits XCE and XCS to logic 1.
If the output signal at this pin is not used it is recommended
to disable it by setting both bits XCE and XCS to logic 0.
Table 10 shows how this pin is programmed. At power-on
the XT/COMP output is set with the fxtal signal selected.
Prescaler enable
The TSA5059A is able to work with the relation
fcomp = step size for an input frequency up to 2.3 GHz,
covering the complete satellite zero-IF frequency range.
For applications with an input frequency higher than
2.3 GHz it is necessary to use the prescaler by 2.
The prescaler is selected by setting bit PE to logic 1 and
it is not in use if bit PE is set to logic 0.
For satellite zero-IF applications (frequency between
950 and 2150 MHz), and especially if it is important to
reach a low phase noise on the controlled VCO, it is
recommended to set bit PE to logic 0 and not to use the
prescaler allowing the comparison frequency to be equal
to the step size.
Test modes
It is possible to access the test modes by setting bit XCE
to logic 0 and bit XCS to logic 1. One specific test mode is
then selected using bits T2, T1 and T0 as described in
Table 10.
Table 10 XT/COMP and test mode selection; note 1
XCE XCS
T2
T1
T0
XT/COMP OUTPUT
TEST MODE
0
0
X
X
X disabled
normal operation
1
0
X
X
X
fxtal
1
1
X
X
X
fcomp
0
1
0
0
0
fxtal
normal operation
normal operation
test operation: charge pump sink;
status byte bit FL = 1
0
1
0
0
1
fxtal
test operation: charge pump source;
status byte bit FL = 0
0
1
0
1
0
fxtal
0
1
0
1
1
fxtal
0
1
1
X
X
fxtal
test operation: charge pump disabled;
status byte bit FL = 0
test operation: 12fDIV switched to Port P0
test operation: drive output (pin DRIVE)
is off (low-voltage) to allow the tuning
voltage to reach the maximum value;
note 2
Notes
1. X = don’t care.
2. Status at Power-on reset.
2000 Oct 24
10

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]