DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

UBA1706TS データシートの表示(PDF) - Philips Electronics

部品番号
コンポーネント説明
メーカー
UBA1706TS
Philips
Philips Electronics Philips
UBA1706TS Datasheet PDF : 28 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Philips Semiconductors
Cordless telephone line interface
Objective specification
UBA1706
The UBA1706 offers the possibility to choose two kinds of
regulations for the DC characteristic between line
terminals LN+ and LN(see Fig.7):
Voltage regulation mode
Current regulation mode.
handbook, halfpage
Vline
(1)
(2)
(3)
Iline
Ilow
Iknee
Iprot (4)
MGK710
(1) Low voltage area.
(2) Small slope (determined by RSLPE).
(3) Small slope (dashed line; determined by RSLPE) in voltage
regulation mode.
High slope (full line; determined by RSLPE, RLVI and RRGL) in
current regulation mode.
(4) Current limitation.
Fig.7 General form of the DC mask as a function
of the regulation mode.
Therefore, VCE (TNSW) RLVI × ILVIV = 200 mV in a typical
application (see Fig.15).
The slope Vline/Iline of the Vline, Iline characteristic is
RREGV RSLPE.
Current regulation mode
In current regulation mode (bit CRC at logic 1), when the
line current is lower than Iknee = 35 mA (with
ZSET = 619 ), VCE (TNSW) is fixed by means of a 200 nA
DC constant current ILVIV flowing through RLVI. When the
line current is higher than 35 mA, an additional current
(proportional to the line current) flows through RLVI. As a
result, TNSW works as a DC voltage source increasing with
the line current. VCE (TNSW) can be calculated as follows:
VCE
( TNSW)
RLVI ×
R--R---S-R--L-G--P--L-E-
×
( Iline
Iknee)
+
ILVIV
Where:
Iline = line current
RRGL = resistor connected at pin RGL.
In a typical application (see Fig.15), the slope Vline/Iline
of the Vline, Iline characteristic is determined by the ratio of
the resistors connected at pins SLPE, LVI and RGL, as
follows:
RREGC RSLPE + RLVI × R--R---S-R--L-G--P--L-E- = 1400 .
Current limitation
Whatever the selected mode is, the line current is limited
to approximately 145 mA; this current is sensed on SLPE.
For this purpose, the external Zener diode must be
connected between pins LN and SLPE. The speech
function no longer operates in this condition.
The regulation mode is selected by bit CRC via the serial
interface.
The DC mask regulation is realised by adjusting the DC
voltage VCE (TNSW) across pin GND and line terminal LN
as a function of the line current.
Voltage regulation mode
In the voltage regulation mode (bit CRC at logic 0), the
VCE (TNSW) voltage is fixed by means of a 200 nA DC
constant current ILVIV flowing through RLVI.
ELECTRONIC HOOK SWITCH CONTROL (PIN EHI)
The electronic hook switch input (EHI) controls the state of
transistor TPDARL. When the voltage applied at pin EHI is
LOW, transistor TPDARL is turned off. The voltage at
pin LCC is pulled up to supply voltage (VCC). Transistors
TNSW and TNON-HOOK are also turned off by means of a
pull-down resistor (RPD). When the voltage applied at
pin EHI is HIGH, transistor TPDARL is driven by the
operational amplifier at pin LCC and the regulation mode
selected is operating. An internal 165 kpull-up resistor is
connected between pins LCC and VCC.
1999 Jun 04
10

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]