UPD750064A データシートの表示（PDF） - NEC => Renesas Technology
部品番号
コンポーネント説明
メーカー
UPD750064A Datasheet PDF : 82 Pages
| |||
µPD750064, 750066, 750068, 750064(A), 750066(A), 750068(A)
3. PIN FUNCTION
3.1 Port Pins (1/2)
Pin Name
P00
P01
P02
P03
P10
P11
P12
P13
P20
P21
P22
P23
P30 to P33
Input/Output
Input
Input/Output
Input/Output
Input/Output
Input
Input/Output
Input/Output
Alternate
Function
INT4
SCK
SO/SB0
SI/SB1
INT0
INT1
TI1/INT2
TI0
PTO0
PTO1
PCL
BUZ
–
Function
8-bit
I/O Circuit
After Reset
I/O
TypeNote 1
4-bit input port (PORT0).
No
For P01 to P03, connection of on-chip pull-
up resistors can be specified by software in
3-bit units.
Input
<B>
<F>-A
<F>-B
<M>-C
4-bit input port (PORT1).
No
Connection of on-chip pull-up resistors can
be specified by software in 4-bit units.
P10/INT0 can select noise elimination circuit.
Input
<B>-C
4-bit input/output port (PORT2).
No
Input
E-B
Connection of on-chip pull-up resistors can
be specified by software in 4-bit units.
Programmable 4-bit input/output port (PORT3). No
Input
E-B
This port can be specified for input/output in
1-bit units.
Connection of on-chip pull-up resistor can be
specified by software in 4-bit units.
P40 to P43Note 2 Input/Output
–
N-ch open-drain 4-bit input/output port (PORT4). Yes High level
M-D
A pull-up resistor can be contained in 1-bit
units (mask option).
(when pull-up
resistors are
provided) or
Withstand voltage is 13 V in open-drain
high-
mode.
impedance
P50 to P53Note 2 Input/Output
–
N-ch open-drain 4-bit input/output port (PORT5).
High level
M-D
A pull-up resistor can be contained in 1-bit
units (mask option).
(when pull-up
resistors are
provided) or
Withstand voltage is 13 V in open-drain
high-
mode.
impedance
Notes 1.
2.
Circuit types enclosed in brackets indicate the Schmitt trigger input.
If on-chip pull-up resistors are not specified by mask option (when used as N-ch open-drain input port),
low-level input leakage current increases when input or bit manipulation instruction is executed.
8
Data Sheet U10165EJ2V0DS00
Share Link: 