DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

UPD75036CW-XXX データシートの表示(PDF) - NEC => Renesas Technology

部品番号
コンポーネント説明
メーカー
UPD75036CW-XXX
NEC
NEC => Renesas Technology NEC
UPD75036CW-XXX Datasheet PDF : 58 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
µPD75036
3.2 NON-PORT PINS (2/2)
Pin
X1, X2
XT1, XT2
RESET
IC
VDD
VSS
Input/
output
Input
Input
Input
Shared
pin
Function
Crystal/ceramic connection for main system clock
generation. When external clock signal is used, it
is applied to X1, and its reverse phase signal is
applied to X2.
Crystal connection for subsystem clock genera-
tion. When external clock signal is used, it is
applied to XT1, and its reverse phase signal is
applied to XT2, XT1 can be used as a 1-bit input
(test).
System reset input
Internally connected. (To be directly connected to
VDD)
Positive power supply
GND potential
When reset
I/O circuit
typeNote
B
Note The circle ( ) indicates the Schmitt trigger input.
10

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]