DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

UPD75212ACW データシートの表示(PDF) - NEC => Renesas Technology

部品番号
コンポーネント説明
メーカー
UPD75212ACW
NEC
NEC => Renesas Technology NEC
UPD75212ACW Datasheet PDF : 70 Pages
First Prev 51 52 53 54 55 56 57 58 59 60 Next Last
µPD75212A
DATA MEMORY STOP MODE LOW POWER SUPPLY VOLTAGE DATA RETENTION CHARACTERISTICS (Ta = –40
to +85 °C)
PARAMETER
Data retention power
supply voltage
Data retention power
supply current *1
Release signal set time
Oscillation stabilization
wait time *2
SYMBOL
VDDDR
IDDDR
tSREL
tWAIT
TEST CONDITIONS
VDDDR = 2.0V
Release by RESET
Release by interrupt request
MIN. TYP. MAX. UNIT
2.0
6.0
V
0.1
10
µA
0
µs
217/fX
ms
*3
ms
* 1. Current to the on-chip pull-down resistor and power-on reset circuit (mask option) is not included.
2. Oscillation stabilization wait time is time to stop CPU operation to prevent unstable operation upon oscillation
start.
3. According to the setting of the basic interval timer mode register (BTM) (see below).
BTM3
BTM2
0
0
1
1
BTM1
0
1
0
1
BTM0
0
1
1
1
Wait Time (Values at fXX = 4.19 MHz in parentheses)
220/fXX (approx. 250 ms)
217/fXX (approx. 31.3 ms)
215/fXX (approx. 7.82 ms)
213/fXX (approx. 1.95 ms)
Data Retention Timing (STOP Mode Release by RESET)
Internal Reset Operation
HALT Mode
STOP Mode
Operating Mode
VDD
STOP Instruction Execution
RESET
Data Retention Mode
VDDDR
tSREL
tWAIT
57

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]