V29LC51002-90J データシートの表示（PDF） - Mosel Vitelic Corporation
部品番号
コンポーネント説明
メーカー
V29LC51002-90J Datasheet PDF : 12 Pages
| |||
MOSEL VITELIC
FUNCTIONAL DESCRIPTION
Read Cycle
A read cycle is performed by holding both CE
and OE signals LOW. Data Out becomes valid only
when these conditions are met. During a read cycle
WE must be HIGH prior to CE and OE going LOW.
WE must remain HIGH during the read operation
for the read to complete (see Table 1).
Output Disable
Returning OE or CE HIGH, whichever occurs first
will terminate the read operation and place the l/O
pins in the HIGH-Z state.
Standby
The device will enter standby mode when the CE
signal is HIGH. The l/O pins are placed in the
HIGH-Z, independent of the OE input state.
Command Sequence
The V29LC51002 does not provide the “reset”
feature to return the chip to its normal state when
an incomplete command sequence or an
interruption has happened. In this case, normal
operation (Read Mode) can be restored by issuing
a “non-existent” command sequence, for example
Address: 5555H, Data FFH.
Byte Write Cycle
The V29LC51002 is programmed on a byte-by-
byte basis. The byte write operation is initiated by
using a specific four-bus-cycle sequence: two
unlock program cycles, a program setup command
and program data program cycles (see Table 2).
Table 1. Operation Modes Decoding
Decoding Mode
CE
OE
Read
Byte Write
Standby
Output Disable
VIL
VIL
VIL
VIH
VIH
X
VIL
VIH
NOTES:
1. X = Don’t Care, VIH = HIGH, VIL = LOW, VH = 12.5V Max.
2. PD: The data at the byte address to be programmed.
V29LC51002
V29LC51002
512
512
•
•
•
512
512
00000H
C51002-15
During the byte write cycle, addresses are
latched on the falling edge of either CE or WE,
whichever is last. Data is latched on the rising edge
of CE or WE, whichever is first. The byte write cycle
can be CE controlled or WE controlled.
Sector Erase Cycle
The V29LC51002 features a sector erase
operation which allows each sector to be erased
and reprogrammed without affecting data stored in
other sectors. Sector erase operation is initiated by
using a specific six-bus-cycle sequence: Two
unlock program cycles, a setup command, two
additional unlock program cycles, and the sector
erase command (see Table 2). A sector must be
first erased before it can be re-written. While in the
internal erase mode, the device ignores any
program attempt into the device. Sector erase is
completed in 10ms max. The V29LC51002 is
shipped fully erased (all bits = 1).
WE
A0
A1
A9
I/O
VIH
A0
A1
A9
READ
VIL
A0
A1
A9
PD
X
X
X
X
HIGH-Z
VIH
X
X
X
HIGH-Z
V29LC51002 Rev. 0.5 October 2000
8
Share Link: 