Philips Semiconductors
74ALVT16260
12-bit to 24-bit multiplexed D-type latches; 3-state
3. Quick reference data
Table 1. Quick reference data
GND = 0 V; Tamb = 25 °C.
Symbol Parameter
VCC = 2.5 V
ICC
quiescent supply current
tPLH
LOW-to-HIGH propagation delay
An to xBn; xBn to An
tPHL
HIGH-to-LOW propagation delay
An to xBn; xBn to An
Ci
input capacitance (control pins)
Cio
input/output capacitance (I/O pins)
VCC = 3.3 V
ICC
quiescent supply current
tPLH
LOW-to-HIGH propagation delay
An to xBn; xBn to An
tPHL
HIGH-to-LOW propagation delay
An to xBn; xBn to An
Ci
input capacitance (control pins)
Cio
input/output capacitance (I/O pins)
Conditions
VCC = 2.7 V;
VI = GND or VCC;
IO = 0 A;
outputs disabled
CL = 50 pF
CL = 50 pF
VI = 0 V or VCC
VI/O = 0 V or 5.0 V
VCC = 3.6 V;
VI = GND or VCC;
IO = 0 A;
outputs disabled
CL = 50 pF
CL = 50 pF
VI = 0 V or VCC
VI/O = 0 V or 5.0 V
Min Typ Max Unit
[1] -
40 -
µA
- 2.8 - ns
- 2.7 - ns
4 - pF
9 - pF
[1] -
60 -
µA
- 2.2 - ns
- 2.0 - ns
4 - pF
9 - pF
[1] ICC is measured with outputs pulled up to VCC or pulled down to ground.
4. Ordering information
Table 2. Ordering information
Type number
Package
Temperature range
74ALVT16260DL −40 °C to +85 °C
74ALVT16260DGG −40 °C to +85 °C
Name
Description
SSOP56 plastic shrink small outline package; 56 leads; body
width 7.5 mm
TSSOP56 plastic thin shrink small outline package; 56 leads;
body width 6.1 mm
Version
SOT371-1
SOT364-1
74ALVT16260_3
Product data sheet
Rev. 03 — 20 March 2006
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.
2 of 18