74LVCU04A データシートの表示（PDF） - NXP Semiconductors.
部品番号
コンポーネント説明
メーカー
74LVCU04A Datasheet PDF : 17 Pages
| |||
NXP Semiconductors
74LVCU04A
Hex unbuffered inverter
5.2 Pin description
Table 2. Pin description
Symbol
1A, 2A, 3A, 4A, 5A, 6A
1Y, 2Y, 3Y, 4Y, 5Y, 6Y
GND
VCC
Pin
1, 3, 5, 9, 11, 13
2, 4, 6, 8, 10, 12
7
14
6. Functional description
Description
data input
data output
ground (0 V)
supply voltage
Table 3. Function table[1]
Input nA
L
H
[1] H = HIGH voltage level; L = LOW voltage level
7. Limiting values
Output nY
H
L
Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
Min
Max
Unit
VCC
supply voltage
IIK
input clamping current
VI < 0 V
VI
input voltage
IOK
output clamping current
VO > VCC or VO < 0 V
VO
output voltage
IO
output current
VO = 0 V to VCC
0.5
50
[1] 0.5
-
[2] 0.5
-
+6.5
V
-
mA
+6.5
V
50
mA
VCC + 0.5 V
50
mA
ICC
IGND
Tstg
Ptot
supply current
ground current
storage temperature
total power dissipation
Tamb = 40 C to +125 C
-
100
65
[3]
-
100
mA
-
mA
+150 C
500
mW
[1] The minimum input voltage ratings may be exceeded if the input current ratings are observed.
[2] The output voltage ratings may be exceeded if the output current ratings are observed.
[3] For SO14 packages: above 70 C the value of Ptot derates linearly with 8 mW/K.
For (T)SSOP14 packages: above 60 C the value of Ptot derates linearly with 5.5 mW/K.
For DHVQFN14 packages: above 60 C the value of Ptot derates linearly with 4.5 mW/K.
74LVCU04A
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 8 — 18 December 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
3 of 17
Share Link: 