VSC7130(2000) データシートの表示（PDF） - Vitesse Semiconductor
部品番号
コンポーネント説明
メーカー
VSC7130 Datasheet PDF : 22 Pages
| |||
VITESSE
SEMICONDUCTOR CORPORATION
Advance Product Information
VSC7130
Dual Repeater/Retimer
for Fibre Channel and Gigabit Ethernet
Features
• Used in Switches, Hubs, GBICs, MIAs and JBODs
• ANSI T11 Fibre Channel Compliant at 1.0625 Gb/s
• IEEE 802.3z Gigabit Ethernet Compliant at 1.25 Gb/s
• Dual Clock and Data Recovery Units configurable as
Repeaters or Retimers
• Two-Wire Serial Communications Port for control
and status
• Combined Analog/Digital Signal Detect Units
• 1/10th or 1/20th Baud Rate TTL/PECL Ref-
erence Clock Input and PECL Output
• Bidirectional Analog/Digital Signal Detect
• 3.3V, 750mW Max Power
• 64-pin, 10x10x1.0 mm TQFP package
• Cost effective 0.35um CMOS Technology
General Description
The VSC7130 is used in Fibre Channel (1.0625 Gb/s) and Gigabit Ethernet (1.25 Gb/s) systems to provide
bidirectional Clock and Data Recovery (CDR) to ensure standards compliance at critical systems interfaces. As
protocol ASICs integrate multiple SerDes functions, the ASICs tend to be located far from interface connectors
which results in signal degradation and difficulty in meeting industry standard signal quality specifications. The
VSC7130 provides a low-cost, easy-to-use solution to this problem by ensuring standards-compliant signal
quality at system interfaces. Additional circuitry implements an FC-AL Hub node.
The VSC7130 provides a pair of bidirectional CDRs which can be configured as either repeaters or retimers
or bypassed altogether. Internal system data is recovered and retransmitted with standards-compliant signal
quality at the connector. External receive data from the connector is recovered and retransmitted to the internal
system with increased amplitude and attenuated jitter. An optional Two-Wire Interface allows robust configura-
tion control and status monitoring of the device in order to enhance operation.
VSC7130 Block Diagram
SI+
SI-
T/R
TXDIS
SO+
SO-
BYP
REFI+
REFI-
HALF/FULL
MUX1SEL
0
MUX1
1
1
MUX5
0
1
MUX5SEL
MUX3
0
53.125 or106.25MHz
CMU 1.0625 GHz
x10/x20
CAP0
CAP1
SDU0
CDR0
MUX4SEL
0
MUX4
1
TX+
TX-
CDR1
SDU1
MUX2SEL
1
0
MUX2
0
1
R1/0
RX0+
RX0-
RX1+
RX1-
SDET
REFO+
REFO-
NOT SHOWN: Two-Wire Interface, test, modes and RXBIAS
Clock Frequencies shown for Fibre Channel
G52297-0, Rev. 2.3
1/17/00
© VITESSE SEMICONDUCTOR CORPORATION
741 Calle Plano, Camarillo, CA 93012 • 805/388-3700 • FAX: 805/987-5896
Page 1
Share Link: 