DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

74123 データシートの表示(PDF) - Fairchild Semiconductor

部品番号
コンポーネント説明
メーカー
74123
Fairchild
Fairchild Semiconductor Fairchild
74123 Datasheet PDF : 9 Pages
1 2 3 4 5 6 7 8 9
AC Electrical Characteristics
VCC = 5V, TA = 25°C, CL = 15 pF, tr = tf = 6 ns
Symbol
Parameter
Conditions
tPLH
tPHL
tPHL
tPLH
tW
tREM
tWQ(MIN)
tWQ
Maximum Trigger Propagation Delay
A, B or Clear to Q
Maximum Trigger Propagation Delay
A, B or Clear to Q
Maximum Propagation Delay, Clear to Q
Maximum Propagation Delay, Clear to Q
Minimum Pulse Width, A, B or Clear
Minimum Clear Removal Time
Minimum Output Pulse Width
Output Pulse Width
CEXT = 28 pF
REXT = 2 k
CEXT = 1000 pF
REXT = 10 k
Typ
Limit
Units
22
33
ns
25
42
ns
20
27
ns
22
33
ns
14
26
ns
0
ns
400
ns
10
µs
AC Electrical Characteristics
CL = 50 pF tr = tf = 6 ns (unless otherwise specified)
Symbol
Parameter
Conditions
VCC
TA = 25°C
Typ
TA = −40 to 85°C TA = −55 to 125°C
Units
Guaranteed Limits
tPLH
Maximum Trigger Propagation
Delay, A, B or Clear to Q
2.0V
77
169
194
4.5V
26
42
51
210
ns
57
ns
6.0V
21
32
39
44
ns
tPHL
Maximum Trigger Propagation
Delay, A, B or Clear to Q
2.0V
88
197
229
4.5V
29
48
60
250
ns
67
ns
6.0V
24
38
46
51
ns
tPHL
Maximum Propagation Delay
Clear to Q
2.0V
54
114
132
4.5V
23
34
41
143
ns
45
ns
6.0V
19
28
33
36
ns
tPLH
Maximum Propagation Delay
Clear to Q
2.0V
56
116
135
4.5V
25
36
42
147
ns
46
ns
6.0V
20
29
34
37
ns
tW
Minimum Pulse Width
A, B, Clear
2.0V
57
123
144
4.5V
17
30
37
157
ns
42
ns
6.0V
12
21
27
30
ns
tREM
Minimum Clear
Removal Time
2.0V
4.5V
0
0
0
0
0
ns
0
ns
6.0V
0
0
0
ns
tTLH, tTHL Maximum Output
Rise and Fall Time
2.0V
30
75
95
4.5V
8
15
19
110
ns
22
ns
6.0V
7
13
16
19
ns
tWQ(MIN) Minimum Output
CEXT = 28 pF
2.0V
1.5
Pulse Width
REXT = 2 k
4.5V
450
REXT = 6 k(VCC = 2V) 6.0V
380
tWQ
Output Pulse Width
CEXT = 0.1 µF Min
5.0V
1
0.9
REXT = 10 kMax
5.0V
1
1.1
CIN
Maximum Input
12
20
Capacitance (Pins 7 & 15)
0.86
1.14
20
µs
ns
ns
0.85
ms
1.15
ms
20
pF
CIN
Maximum Input
Capacitance (other inputs)
6
10
10
10
pF
CPD
Power Dissipation
(Note 5)
70
pF
Capacitance
Note 5: CPD determines the no load dynamic power consumption, PD = CPD VCC2 f + ICC VCC, and the no load dynamic current consumption,
IS = CPD VCC f + ICC.
www.fairchildsemi.com
4

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]