3D3521 データシートの表示（PDF） - Data Delay Devices

部品番号

コンポーネント説明

メーカー

3D3521

MONOLITHIC MANCHESTER ENCODER

Data Delay Devices 

MONOLITHIC MANCHESTER

ENCODER

(SERIES 3D3521)

3D3521

ddaeltaay 3 

devices, inc.

FEATURES

• All-silicon, low-power CMOS

technology

• 3.3V operation

• CMOS compatible inputs and

outputs

• Vapor phase, IR and wave

solderable

• Auto-insertable (DIP pkg.)

• Low ground bounce noise

• Maximum data rate: 50 MBaud

PACKAGES

CLK 1

RESB 2

DAT 3

GND 4

8 VDD

7 N/C

6 TXB

5 TX

3D3521M DIP (.300)

3D3521H Gull Wing (.300)

3D3521Z SOIC (.150)

CLK 1 14 VDD

N/C 2 13 N/C

N/C 3 12 N/C

RESB 4 11 N/C

DAT 5 10 N/C

N/C 6 9 TXB

GND 7 8 TX

3D3521 DIP (.300)

3D3521G Gull Wing (.300)

3D3521D SOIC (.150)

For mechanical dimensions, click here.

For package marking details, click here.

FUNCTIONAL DESCRIPTION

PIN DESCRIPTIONS

The 3D3521 is a monolithic CMOS Manchester Encoder. The clock

and data, present at the unit input, are combined into a single bi-phase-

level signal. In this encoding mode, a logic one is represented by a

high-to-low transition within the bit cell, while a logic zero is represented

by a low-to-high transition. The unit operating baud rate (in Mbaud) is

equal to the input clock frequency (in MHZ). All pins marked N/C must

be left unconnected.

DAT

CLK

RESB

TX

TXB

VDD

GND

Data Input

Clock Input

Reset

Signal Output

Inverted Signal Output

+3.3 Volts

Ground

The all-CMOS 3D3521 integrated circuit has been designed as a reliable, economic alternative to hybrid

Manchester Encoders. It is CMOS-compatible and is offered in standard 8-pin and 14-pin auto-insertable

DIPs and space saving surface mount 8-pin and 14-pin SOICs.

Doc #06004

DATA DELAY DEVICES, INC.

1

5/8/2006

3 Mt. Prospect Ave. Clifton, NJ 07013

Share Link: