74VHC00 データシートの表示（PDF） - Fairchild Semiconductor

部品番号

コンポーネント説明

メーカー

74VHC00

Quad 2-Input NAND Gate

Fairchild Semiconductor 

February 2008

74VHC00

Quad 2-Input NAND Gate

Features

■ High Speed: tPD = 3.7ns (typ.) at TA = 25°C

■ High noise immunity: VNIH = VNIL = 28% VCC (min.)

■ Power down protection is provided on all inputs

■ Low noise: VOLP = 0.8V (max)

■ Low power dissipation: ICC = 2µA (max.) at TA = 25°C

■ Pin and function compatible with 74HC00

General Description

The VHC00 is an advanced high-speed CMOS 2-Input

NAND Gate fabricated with silicon gate CMOS technol-

ogy. It achieves the high-speed operation similar to

equivalent Bipolar Schottky TTL while maintaining the

CMOS low power dissipation. The internal circuit is com-

posed of 3 stages, including buffer output, which provide

high noise immunity and stable output. An input protec-

tion circuit insures that 0V to 7V can be applied to the

input pins without regard to the supply voltage. This

device can be used to interface 5V to 3V systems and

two supply systems such as battery backup. This circuit

prevents device destruction due to mismatched supply

and input voltages.

Ordering Information

Order Number

Package

Number

Package Description

74VHC00M

74VHC00SJ

M14A

M14D

14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150"

Narrow

14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

74VHC00MTC

74VHC00N

MTC14

N14A

14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153,

4.4mm Wide

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number.

All packages are lead free per JEDEC: J-STD-020B standard.

©1992 Fairchild Semiconductor Corporation

74VHC00 Rev. 1.3.0

www.fairchildsemi.com

Share Link: