DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

A49LF004 データシートの表示(PDF) - AMIC Technology

部品番号
コンポーネント説明
メーカー
A49LF004 Datasheet PDF : 32 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
A49LF004
Table 3: FWH Write Cycle
Clock
Cycle
Field
FWH[3:0]
MEMORY
I/O
Descriptions
1
START
1110
FWH4 must be active (low) for the part to respond. Only the last
IN
start field (before FWH4 transitioning high) should be
recognized. The START field contents indicate an FWH write
cycle.
Indicates which FWH device should respond. If the IDSEL (ID
2
IDSEL
0000 to 1111
IN
select) field matches the value ID[3:0], then that particular device
will respond to subsequent commands.
3-9
IMADDR
YYYY
These seven clock cycles make up the 28-bit memory address.
IN
YYYY is one nibble of the entire address. Addresses are
transferred most-significant nibble first.
10
IMSIZE
0000 (1 byte)
IN
A field of this size indicates how many bytes will be transferred
during multibyte operations.
This field is the least-significant nibble of the data byte. This data
11
DATA
YYYY
IN
is either the data to be programmed into the flash memory or any
valid flash command.
12
DATA
YYYY
IN
This field is the most-significant nibble of the data byte.
IN
In this clock cycle, the master (Intel ICH) has driven the bus to all
13
TAR0
1111
1s then floats the bus, prior to the next clock cycle. This is the
then float first part of the bus “turnaround cycle.”
14
TAR1
1111 (float)
Float The A49LF004 takes control of the bus during this cycle. During
then OUT the next clock cycle it will be driving the “sync” data.
15
RSYNC
0000
OUT
The A49LF004 outputs the values 0000, indicating that it has
received data or a flash command.
OUT In this clock cycle, the A49LF004 has driven the bus to all ones
16
TAR0
1111
and then floats the bus prior to the next clock cycle. This is the
then float first part of the bus “turnaround cycle.”
17
TAR1
1111 (float)
Float The master (Intel ICH) resumes control of the bus during this
then IN cycle.
FWH Write Waveforms
CLK
1
2
3
4
5
6
7
8
9
10 11 12 13 14 15 16 17
FWH4
FWH[3:0]
START IDSEL
IMADDR
IMSIZE
DATA
TAR0 TAR1 RSYNC TAR0 TAR1
PRELIMINARY (November, 2003, Version 0.0)
7
AMIC Technology, Corp.

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]