Q67060-S6953A3 データシートの表示（PDF） - Infineon Technologies

部品番号

コンポーネント説明

メーカー

Q67060-S6953A3

Smart Highside High Current Power Switch

Infineon Technologies 

Data Sheet BTS555

Pin

1

2

3

4

5

Symbol

OUT

IN

Vbb

IS

OUT

Function

O Output to the load. The pins 1 and 5 must be shorted with each other

especially in high current applications!4)

I Input, activates the power switch in case of short to ground

+

Positive power supply voltage, the tab is electrically connected to this pin.

In high current applications the tab should be used for the Vbb connection

instead of this pin5).

S Diagnostic feedback providing a sense current proportional to the load

current; zero current on failure (see Truth Table on page 7)

O

Output to the load. The pins 1 and 5 must be shorted with each other

especially in high current applications!4)

Maximum Ratings at Tj = 25 °C unless otherwise specified

Parameter

Symbol

Supply voltage (overvoltage protection see page 4)

Supply voltage for full short circuit protection,

(EAS limitation see diagram on page 9)

Tj,start =-40 .+150°C:

Load current (short circuit current, see page 5)

Load dump protection VLoadDump = UA + Vs, UA = 13.5 V

RI6) = 2 Ω, RL = 0.1 Ω, td = 200 ms,

IN, IS = open or grounded

Vbb

Vbb

IL

VLoad dump7)

Operating temperature range

Storage temperature range

Power dissipation (DC), TC ≤ 25 °C

Inductive load switch-off energy dissipation, single pulse

Vbb = 12V, Tj,start = 150°C, TC = 150°C const.,

IL = 20 A, ZL = 15 mH, 0 Ω, see diagrams on page 10

Electrostatic discharge capability (ESD)

Human Body Model acc. MIL-STD883D, method 3015.7 and ESD

assn. std. S5.1-1993, C = 100 pF, R = 1.5 kΩ

Current through input pin (DC)

Current through current sense status pin (DC)

see internal circuit diagrams on page 7 and 8

Tj

Tstg

Ptot

EAS

VESD

IIN

IIS

Values Unit

40 V

34 V

self-limited A

80 V

-40 ...+150 °C

-55 ...+150

360 W

3

J

4.0 kV

+15 , -250 mA

+15 , -250

4) Not shorting all outputs will considerably increase the on-state resistance, reduce the peak current capability

and decrease the current sense accuracy

5) Otherwise add up to 0.5 mΩ (depending on used length of the pin) to the RON if the pin is used instead of the

tab.

6) RI = internal resistance of the load dump test pulse generator.

7) VLoad dump is setup without the DUT connected to the generator per ISO 7637-1 and DIN 40839.

Infineon Technologies AG

2

2003-Oct-01

Share Link: