DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

LT1122 データシートの表示(PDF) - Linear Technology

部品番号
コンポーネント説明
メーカー
LT1122 Datasheet PDF : 14 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
LT1122
ELECTRICAL CHARACTERISTICS
Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Note 2: The LT1122 is measured in an automated tester in less than one
second after application of power. Depending on the package used, power
dissipation, heat sinking, and air flow conditions, the fully warmed up chip
temperature can be 10°C to 50°C higher than the ambient temperature.
Note 3: Settling time is 100% tested for A- and C-grades using the settling
time test circuit shown. This test is not included in quality assurance
sample testing.
Note 4: Input voltage range functionality is assured by testing offset
voltage at the input voltage range limits to a maximum of 4mV
(A, B grades), to 5.7mV (C, D grades).
Note 5: Minimum supply voltage is tested by measuring offset voltage to
7mV maximum at ±5V supplies.
Note 6: The LT1122 is not tested and not quality-assurance-sampled
at –40°C and at 85°C. These specifications are guaranteed by design,
correlation and/or inference from –55°C, 0°C, 25°C, 70°C and/or 125°C
tests.
Settling Time Test Fixture
DEVICE UNDER TEST
5pF
10V
(REGULATED)
4
74LS00
GROUND ALL
5
OTHER INPUTS
1
TTL
3
IN 2
6
1
2
3
4
5
51Ω
16
15
14
13
LTC201A
12
7
1
4 HA5002
2
5
15V
8 51Ω
–15V
V IN
(MEASURE INPUT
PULSE HERE)
2k
1%
15V
2k
1%
27
LT1122
6
3+
4
–15V
5.1k*
5.1k
1%
1%
6
11
7
10
8
–10V
(REGULATED)
NO CONNECTION ON PINS
10, 11, 12, 14, AND 15
15V
0.1µF
–15V
+
1µF TANT
SETTLING
TIME OUTPUT
(20 TIMES SUM
NODE OUTPUT)
TYPICAL SUPPLY
BYPASSING FOR
EACH AMP/BUFFER
1N5712
0.1µF
1µF TANT
9
1k
15V
15V
7
7
+ 3 51Ω 8
1
HA5002
6
LT1223
2
2
4
–15V
5
1.5k –15V
79Ω
4 51Ω
*THIS RESISTOR CAN BE ADJUSTED TO
NULL OUT ALL OFFSETS AT THE SETTLING
TIME OUTPUT. THE AUTOMATED TESTER
USES A SEPARATE AUTOZERO CIRCUIT.
SUMMING
NODE
OUTPUT
1N5712
LT1122•TA02
For more information www.linear.com/LT1122
1122fb
5

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]