FS6370 データシートの表示（PDF） - ON Semiconductor
部品番号
コンポーネント説明
メーカー
FS6370 Datasheet PDF : 28 Pages
| |||
FS6370
If a stop bit is transmitted before the entire write command sequence is complete, then the command is aborted and no data is written
to memory. If more than eight bits are transmitted before the stop bit is sent, then the EEPROM will clear the previously loaded data
byte and will begin loading the data buffer again.
6.1.2. Acknowledge Polling
The EEPROM does not acknowledge while it internally commits data to memory. This feature can be used to increase data throughput
by determining when the internal write cycle is complete.
The process is to initiate the random register write procedure with a START condition, the EEPROM device address, and the write
command bit (R/W=0).
If the EEPROM has completed its internal 4 ms write cycle, the EEPROM will acknowledge on the next clock, and the write command
can continue.
If the EEPROM has not completed the internal 4 ms write cycle, the random register write procedure must be restarted by sending the
START condition, device address and R/W bit. This sequence must be repeated until the EEPROM acknowledges.
6.1.3. Read Operation
The EEPROM supports both the random register read procedure and the sequential register read procedure (both are outlined in
Section 6).
For sequential read operations, the EEPROM has an internal address pointer that increments by one at the end of each read operation.
The pointer directs the EEPROM to transmit the next sequentially addressed data byte, allowing the entire memory contents to be read
in one operation.
6.2 Direct Register Programming
The FS6370 control registers may be directly accessed by simply using the FS6370 device address in the read or write operations. The
operation of the device will follow the register values. The register map of the FS6370 is identical to that of the EEPROM shown in
Table 3.
The FS6370 supports the random read and write procedures, as well as the sequential read and write procedures described in Section
8.
The device address for the FS6370 is:
A6
A5
A4
A3
A2
A1
A0
1
0
1
1
1
0
0
7.0 Cost Reduction Migration Path
The FS6370 is compatible with the programmable register-based FS6377 or a fixed-frequency ROM-based clock generator. Attention
should be paid to the board layout if a migration path to either of these devices is desired.
7.1 Programming Migration Path
If the design can support I2C programming overhead, a cost reduction from the EEPROM-based FS6370 to the register-based FS6377
is possible.
Figure 5 shows the five pins that may not be compatible between the various devices if programming of the FS6370 or the FS6377 is
desired.
Rev. 3 | Page 7 of 28 | www.onsemi.com
Share Link: 