DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

LT3710 データシートの表示(PDF) - Linear Technology

部品番号
コンポーネント説明
メーカー
LT3710 Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
LT3710
PI FU CTIO S
BOOST (Pin 1): Topside (Boosted) Driver Supply. This pin
is used to bootstrap and supply the topside power switch
gate drive circuitry. In normal operation VBOOST is powered
from the internally generated 8V GBIAS, VBOOST = VSW +
8.2V when TGATE is on.
TGATE (Pin 2): Topside (Boosted) N-Channel MOSFET
Driver. When TGATE is on, the voltage is equal to VSW + 6V.
SW (Pin 3): Switch Node Connection to Inductor.
CSET (Pin 4): Oscillator Timing Pin. The capacitor on this
pin sets the PWM switching frequency.
SYNC (Pin 5): Synchronization Input. This pin should be
connected to the secondary side output of the power
transformer with a series resistor. A filtering capacitor of
10pF is recommended.
ILCOMP (Pin 6): Current Limit Amplifier Compensation
Node. At current limit, CA1 pulls down on this pin to
regulate the output current.
SS (Pin 7): Soft-Start. A capacitor on this pin sets the
output ramp up rate. The typical time for SS to reach the
programmed level is (C • 0.8V)/10µA.
VFB (Pin 8): Voltage Amplifier Inverting Input. A resistor
divider to this pin sets the output voltage. Nominal voltage
at this pin is 0.8V.
BGS (Pin 9): Bottom Gate Switching Control. CA2 moni-
tors the inductor current and prohibits BGATE from turn-
ing on when the inductor current is low (below 8mV across
the current sense resistor RS1) to allow discontinous
mode operation. Grounding this pin disables comparator
CA2.
VAOUT (Pin 10): Voltage Amplifier Output.
CL+ (Pin 11): Current Limit Amplifier Positive Input. The
threshold is set at 70mV.
CL(Pin 12): Current Limit Amplifier Negative Input.
When used, CLis connected to the output capacitor side
of the current + sense resistor and CL+ is connected to the
inductor side of the current sense resistor.
VCC (Pin 13): Supply of the IC. For proper bypassing, a low
ESR capacitor is required.
PGND (Pin 14): Ground of the Bottom Side N-Channel
MOSFET Driver.
BGATE (Pin 15): Bottom Side N-Channel MOSFET Driver.
GBIAS (Pin 16): 8V Regulator Output for Boostrapping
VBOOST . A bypass capacitor of at least 2µF is needed.
Exposed Pad (Pin 17): Connect to PGND (Pin 14).
3710f
5

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]