PCF8598C-2T データシートの表示（PDF） - Integrated Circuit Systems
部品番号
コンポーネント説明
メーカー
PCF8598C-2T Datasheet PDF : 24 Pages
| |||
Philips Semiconductors
256 to 1024 × 8-bit CMOS EEPROMs with
I2C-bus interface
Product specification
PCF85xxC-2 family
8.5 Read operations
Read operations are initiated in the same manner as write
operations with the exception that the LSB of the slave
address is set to logic 1.
There are three basic read operations; current address
read, random read and sequential read sequential read.
8.5.1 REMARK
The lower 8 bits of the word address are incremented after
each transmission of a data byte (read or write). The MSB
of the word address, which is defined in the slave address,
is not changed when the word address count overflows.
Thus, the word address overflows from 255 to 0 and from
511 to 256.
handbook, full pagewidth
acknowledge
from slave
acknowledge
from slave
acknowledge
from slave
acknowledge
from master
S SLAVE ADDRESS 0 A WORD ADDRESS A S SLAVE ADDRESS 1 A
R/W
at this moment master
R/W
transmitter becomes
master receiver and
EEPROM slave receiver
becomes slave transmitter
DATA
A
n bytes
auto increment
word address
no acknowledge
from master
MBA703 - 1
DATA
1P
last byte
auto increment
word address
Fig.8 Master reads PCF85xxC-2 slave after setting word address (write word address; read data).
handbook, full pagewidth
acknowledge
from slave
acknowledge
from master
no acknowledge
from master
S SLAVE ADDRESS 1 A
R/W
DATA
A
DATA
1P
n bytes
auto increment
word address
last bytes
auto increment
word address
MBA704 - 1
1997 Feb 13
Fig.9 Master reads PCF85xxC-2 immediately after first byte (read mode).
10
Share Link: 