DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

SC4150 データシートの表示(PDF) - Semtech Corporation

部品番号
コンポーネント説明
メーカー
SC4150
Semtech
Semtech Corporation Semtech
SC4150 Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
SC4150
POWER MANAGEMENT
Pin Configuration
TOP VIEW
PWRGD/PWRGD
1
8
OV
2
7
UV
3
6
VEE
4
5
(SO-8)
VCC
DRAIN
GATE
SENSE
Ordering Information
Part Number(1)(2)(3)
Package
SC4150HISTRT
SC4150LISTRT
SC4150HIS-4TRT
SC4150LIS-4TRT
SO-8
Notes:
(1) Only available in tape and reel packaging. A reel
contains 2500 devices.
(2) Device marking:
SC4150H, SC4150L - 100ms
4150H-4, 4150L-4 - 400ms
(3) Lead free product.
Pin Descriptions
Pin
Pin Name
Pin Function
1
PWRGD/PWRGD
Power Good output pin.
be connected directly to
This pin will toggle
the enable pin of a
wphoewneVr mDRoAIdN uislew, 0it.h1inµFVPtoG
VofEVEEEis.
This pin can
optional.
2
OV
Analog Overvoltage input. When OV is pulled above 1.223V threshold, an overvoltage
condition is detected and the GATE pin will be immediately pulled low. The GATE pin will
remain low until OV drops below the 1.188V high to low threshold.
3
UV
Analog Undervoltage input. When UV is pulled below the 1.223V threshold, an
undervoltage condition is detected and the GATE pin will be immediately pulled low. The
GATE pin will remain low until UV rises above the 1.273 threshold.
4
VEE
Negative supply voltage input. Connect to the lower potential of the power supply.
5
SENSE
Circuit breaker sense pin. With a sense
and SENSE, the circuit breaker will trip
wrehseinsttohrepvlaocltaegdeinatchreosssupthpelyrpeasitshtobreetwxeceeendVsEE
60mV. Noise spikes of less than 2µs are filtered out and will not trip the circuit breaker. If
the circuit breaker trip current is set to twice the normal operating current, only 25mV is
dropped across the sense resistor during normal operation. To disable the circuit breaker,
VEE and SENSE can be shorted together.
6
GATE
Gate drive output for external n-channel. The GATE pin will go high when the following
start-up
60mV.
conditions
The GATE
are
pin
met: the
is pulled
UV pin
high by
is
a
high, t he OV
50µA current
spoinuricseloawndanpdull(eVdSEloNSwE
w- VithEEa)
<
40mA
current source.
7
DRAIN
Analog Drain sense input. Connect this pin to the drain of the external N-channel FET and
the V(-) pin of the power module.
PWRGD pin will toggle.
When the DRAIN pin is below VPG, the PWRGD or
8
VCC
Positive supply voltage input. Connect this pin to the higher potential of the power supply
input and the V(+) pin of the power module.
2004 Semtech Corp.
4
www.semtech.com

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]