DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

W972GG6JB データシートの表示(PDF) - Winbond

部品番号
コンポーネント説明
メーカー
W972GG6JB Datasheet PDF : 87 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
W972GG6JB
1. GENERAL DESCRIPTION
The W972GG6JB is a 2G bits DDR2 SDRAM, organized as 16,777,216 words 8 banks 16 bits.
This device achieves high speed transfer rates up to 1066Mb/sec/pin (DDR2-1066) for various
applications. W972GG6JB is sorted into the following grade parts: -18, -25, 25I, 25A, 25K, -3 and -3A.
The -18 is compliant to the DDR2-1066 (7-7-7) specification. The -25/25I/25A/25K are compliant to the
DDR2-800 (5-5-5) or DDR2-800 (6-6-6) specification (the 25I industrial grade parts is guaranteed to
support -40°C ≤ TCASE 95°C). The -3/-3A are compliant to the DDR2-667 (5-5-5) specification.
The automotive grade parts temperature, if offered, has two simultaneous requirements: ambient
temperature (TA) surrounding the device cannot be less than -40°C or greater than +95°C (for 25A
and -3A), +105°C (for 25K), and the case temperature (TCASE) cannot be less than -40°C or greater
than +95°C (for 25A and -3A), +105°C (for 25K). JEDEC specifications require the refresh rate to
double when TCASE exceeds +85°C; this also requires use of the high-temperature self refresh option.
Additionally, ODT resistance and the input/output impedance must be derated when TCASE is < 0°C or
> +85°C.
All of the control and address inputs are synchronized with a pair of externally supplied differential
clocks. Inputs are latched at the cross point of differential clocks (CLK rising and CLK falling). All
I/Os are synchronized with a single ended DQS or differential DQS- DQS pair in a source
synchronous fashion.
2. FEATURES
Power Supply: VDD, VDDQ = 1.8 V 0.1V
Double Data Rate architecture: two data transfers per clock cycle
CAS Latency: 3, 4, 5, 6 and 7
Burst Length: 4 and 8
Bi-directional, differential data strobes (DQS and DQS ) are transmitted / received with data
Edge-aligned with Read data and center-aligned with Write data
DLL aligns DQ and DQS transitions with clock
Differential clock inputs (CLK and CLK )
Data masks (DM) for write data
Commands entered on each positive CLK edge, data and data mask are referenced to both edges
of DQS
Posted CAS programmable additive latency supported to make command and data bus efficiency
Read Latency = Additive Latency plus CAS Latency (RL = AL + CL)
Off-Chip-Driver impedance adjustment (OCD) and On-Die-Termination (ODT) for better signal
quality
Auto-precharge operation for read and write bursts
Auto Refresh and Self Refresh modes
Precharged Power Down and Active Power Down
Write Data Mask
Write Latency = Read Latency - 1 (WL = RL - 1)
Interface: SSTL_18
Packaged in WBGA 84 Ball (11X13 mm2), using Lead free materials with RoHS compliant
Publication Release Date: Nov. 29, 2011
-4-
Revision A02

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]