DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

PM4328-PI データシートの表示(PDF) - PMC-Sierra

部品番号
コンポーネント説明
メーカー
PM4328-PI Datasheet PDF : 250 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
STANDARD PRODUCT
DATASHEET
PMC-2011596
ISSUE 1
PM4328 TECT3
HIGH DENSITY T1/E1 FRAMER
AND M13 MULTIPLEXER
FIGURE 53: FRAMER MODE DS3 TRANSMIT INPUT STREAM WITH
TGAPCLK ....................................................................................185
FIGURE 54: FRAMER MODE DS3 RECEIVE OUTPUT STREAM.................186
FIGURE 55: FRAMER MODE DS3 RECEIVE OUTPUT STREAM WITH
RGAPCLK....................................................................................186
FIGURE 56: SBI DROP BUS T1 FUNCTIONAL TIMING ................................187
FIGURE 57: SBI DROP BUS DS3 FUNCTIONAL TIMING .............................187
FIGURE 58: SBI ADD BUS JUSTIFICATION REQUEST FUNCTIONAL TIMING
.....................................................................................................188
FIGURE 59: EGRESS 8.192 MBPS H-MVIP LINK TIMING ............................189
FIGURE 60: INGRESS 8.192 MBPS H-MVIP LINK TIMING...........................189
FIGURE 61: T1 EGRESS INTERFACE CLOCK MASTER: NXCHANNEL MODE
.....................................................................................................190
FIGURE 62: E1 EGRESS INTERFACE CLOCK MASTER : NXCHANNEL MODE190
FIGURE 63: T1 AND E1 EGRESS INTERFACE CLOCK MASTER: CLEAR
CHANNEL MODE ........................................................................190
FIGURE 64: T1 EGRESS INTERFACE CLOCK SLAVE: EFP ENABLED MODE
.....................................................................................................191
FIGURE 65: E1 EGRESS INTERFACE CLOCK SLAVE : EFP ENABLED MODE
.....................................................................................................191
FIGURE 66: T1 EGRESS INTERFACE CLOCK SLAVE: EXTERNAL SIGNALING
MODE ..........................................................................................192
FIGURE 67: E1 EGRESS INTERFACE CLOCK SLAVE : EXTERNAL
SIGNALING MODE......................................................................192
FIGURE 68: T1 EGRESS INTERFACE 2.048 MHZ CLOCK SLAVE: EFP
ENABLED MODE ........................................................................193
FIGURE 69: T1 EGRESS INTERFACE 2.048 MHZ CLOCK SLAVE: EXTERNAL
SIGNALING MODE......................................................................194
PROPRIETARY AND CONFIDENTIAL
vii

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]