S87L51FB-8A44 データシートの表示（PDF） - Philips Electronics
部品番号
コンポーネント説明
メーカー
S87L51FB-8A44 Datasheet PDF : 16 Pages
| |||
Philips Semiconductors
CMOS single-chip 3.0V 8-bit microcontrollers
Product specification
87L51FA/87L51FB
AC ELECTRICAL CHARACTERISTICS
Tamb = 0°C to +70°C, –40 to +85°C, VCC = 3.0V to 4.5V, VSS = 0V1, 2, 3
16MHz CLOCK
VARIABLE CLOCK
SYMBOL FIGURE
PARAMETER
MIN MAX
MIN
MAX
UNIT
1/tCLCL
1
Oscillator frequency
–4, –5
–7, –8
3.5
16
MHz
3.5
20
MHz
tLHLL
1
tAVLL
1
tLLAX
1
tLLIV
1
tLLPL
1
tPLPH
1
tPLIV
1
tPXIX
1
tPXIZ
1
tAVIV
1
tPLAZ
1
Data Memory
ALE pulse width
Address valid to ALE low
Address hold after ALE low
ALE low to valid instruction in
ALE low to PSEN low
PSEN pulse width
PSEN low to valid instruction in
Input instruction hold after PSEN
Input instruction float after PSEN
Address to valid instruction in
PSEN low to address float
85
2tCLCL–40
ns
22
tCLCL–40
ns
32
tCLCL–30
ns
150
4tCLCL–100
ns
32
tCLCL–30
ns
142
3tCLCL–45
ns
82
3tCLCL–105
ns
0
0
ns
37
tCLCL–25
ns
207
5tCLCL–105
ns
10
10
ns
tRLRH
2, 3
tWLWH
2, 3
tRLDV
2, 3
tRHDX
2, 3
tRHDZ
2, 3
tLLDV
2, 3
tAVDV
2, 3
tLLWL
2, 3
tAVWL
2, 3
tQVWX
2, 3
tWHQX
2, 3
tQVWH
3
tRLAZ
2, 3
tWHLH
2, 3
External Clock
RD pulse width
WR pulse width
RD low to valid data in
Data hold after RD
Data float after RD
ALE low to valid data in
Address to valid data in
ALE low to RD or WR low
Address valid to WR low or RD low
Data valid to WR transition
Data hold after WR
Data valid to WR high
RD low to address float
RD or WR high to ALE high
275
6tCLCL–100
ns
275
6tCLCL–100
ns
147
5tCLCL–165
ns
0
0
ns
65
2tCLCL–60
ns
350
8tCLCL–150
ns
397
9tCLCL–165
ns
137 237
3tCLCL–50
3tCLCL+50
ns
122
4tCLCL–130
ns
13
tCLCL–50
ns
13
tCLCL–50
ns
287
7tCLCL–150
ns
0
0
ns
23
103
tCLCL–40
tCLCL+40
ns
tCHCX
5
tCLCX
5
tCLCH
5
tCHCL
5
Shift Register
High time
Low time
Rise time
Fall time
12
20
12
20
20
20
ns
ns
20
ns
20
ns
tXLXL
4
Serial port clock cycle time
1
12tCLCL
µs
tQVXH
4
Output data setup to clock rising edge
492
10tCLCL–133
ns
tXHQX
4
Output data hold after clock rising edge
8
2tCLCL–117
ns
tXHDX
4
Input data hold after clock rising edge
0
0
ns
tXHDV
4
Clock rising edge to input data valid
492
10tCLCL–133
ns
NOTES:
1. Parameters are valid over operating temperature range unless otherwise specified.
2. Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
3. Interfacing the 87L51FA/FB to devices with float times up to 45ns is permitted. This limited bus contention will not cause damage to Port 0
drivers.
1996 Aug 16
3-158
Share Link: 