www.fairchildsemi.com
2. Key Features
Low Total Harmonic Distortion, High Power Factor
180° Out-of-Phase Synchronization
Automatic Phase Disable at Light Load
1.8A Sink, 1.0A Source, High-Current Gate Drivers
Transconductance (gM) Error Amplifier for Reduced Overshoot
Voltage-Mode Control with (VIN)2 Feed-forward
Closed-Loop Soft-Start with Programmable Soft-Start Time for Reduced Overshoot
Minimum Restart Timer Frequency to Avoid Audible Noise
Maximum Switching Frequency Clamp
Brownout Protection with Soft Recovery
Non-Latching OVP on FB Pin and Second-Level Latching Protection on OVP Pin
Open-Feedback Protection
Over-Current and Power-Limit Protection for Each Phase
Low Startup Current: 80µA Typical
Works with DC, 50Hz to 400Hz AC Inputs
Figure 1. Block Diagram
© 2010 Fairchild Semiconductor Corporation
4
FEB279_FAN9611/12 • Rev. 0.0.2