Notes (Cont’d):
Note14. Frequency at Pin9 (clock) divided by frequency at Pin3 (ramp control).
Note15. Initilize or repeat initilization procedure before doing this test.
Note16. Apply a pulse 1 clock wide, 7808 clocks after first positive transition at Pin3.
Note17. Default count determined by 684 x 16(H) = 10944.
Note18. Sync serrations = 9.
Note19. Hold–off count determined by 492 x 16(H) = 7872.
Note20. Number of clocks occurring within ramp gate period.
Note21. Number of clocks occurring during the blanking gate period.
Note22. This series of tests checks the mode recognition circuits. The first test after initialization ap-
plies 9 serrations at the sync input pin. The IC should go to the synchronous count ratio of
8400. During the next seven fields only 8 serrations are applied. The NTE849 should main-
tain the synchronous count ratio of 8400 for the first six fields. At the seventh field the
NTE849 should go to default count of 10944. The test concludes with a 9–serration input.
The NTE849 should revert to a synchronous count of 8400.
Note23. This test checks the operation of the out–of–sync detector by applying out–of–phase sync
pulses to Pin12. The NTE849 will count eight fields before resetting to the sync pulse.
Note24. Initialize by 8364 sync for eight fields before test.
Note25. This test verifies the operation of the fast resync performance by simulating a noise pulse
(5 to 50 clocks wide) applied to the IV pin 4000 to 6000 clocks (8ms to 12ms) after IV sync.
Initialize to non–sync mode before performing this test. The IC should resync in the next field
and be maintained for the standard confidence count of seven fields.
Pin Connection Diagram
VCC 1
Vertical Height 2
Ramp Charge Cap 3
External Bias Load 4
Yoke Feedback 5
Vertical Driver 6
Vertical Blank Output 7
14 GND
13 Comp Sync Input
12 Vertical Sync Input
11 To Horizontal Deflection Circuit
10 Async Time Constant
9 32 x Horizontal
8 Mode Select
14
8
1
7
.785 (19.95)
Max
.200 (5.08)
Max
.300
(7.62)
.100 (2.45)
.600 (15.24)
.099 (2.5) Min