DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MAX6875 データシートの表示(PDF) - Maxim Integrated

部品番号
コンポーネント説明
メーカー
MAX6875 Datasheet PDF : 40 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
EEPROM-Programmable, Hex/Quad,
Power-Supply Sequencers/Supervisors
Table 7. PO1 (MAX6874 Only) Output Dependency
REGISTER
ADDRESS
EEPROM
MEMORY
ADDRESS
0Eh
800Eh
0Fh
800Fh
10h
8010h
11h
8011h
40h
8040h
BIT
[0]
[1]
[2]
[3]
[4]
[5]
[6]
[7]
[5:0]
[6]
[7]
[0]
[1]
[2]
[3]
[4]
[5]
[6]
[7]
[0]
[0]
OUTPUT ASSERTION CONDITIONS
1 = PO1 assertion depends on IN1 undervoltage threshold (Table 2).
1 = PO1 assertion depends on IN2 undervoltage threshold (Table 3).
1 = PO1 assertion depends on IN3 undervoltage threshold (Table 4).
1 = PO1 assertion depends on IN4 undervoltage threshold (Table 4).
1 = PO1 assertion depends on IN5 undervoltage threshold (Table 4).
1 = PO1 assertion depends on IN6 undervoltage threshold (Table 4).
1 = PO1 assertion depends on watchdog (Tables 19 and 20).
Must be set to 0.
Must be set to 0.
1 = PO1 assertion depends on GPI1 (Table 5).
1 = PO1 assertion depends on GPI2 (Table 5).
1 = PO1 assertion depends on GPI3 (Table 5).
1 = PO1 assertion depends on GPI4 (Table 5).
1 = PO1 assertion depends on PO2 (Table 8).
1 = PO1 assertion depends on PO3 (Table 9).
1 = PO1 assertion depends on PO4 (Table 10).
1 = PO1 assertion depends on PO5 (Table 11).
1 = PO1 assertion depends on PO6 (Table 12).
1 = PO1 assertion depends on PO7 (Table 13).
1 = PO1 assertion depends on PO8 (Table 14).
1 = PO1 asserts when MR = low (Table 6).
on no condition always remains in its active state (Table
19). An output configured as active-high is considered
asserted when that output is logic high. No output can
depend solely on MR.
The voltage monitors generate fault signals (logical 0) to
the MAX6874/MAX6875s’ logic array when an input volt-
age is below the programmed undervoltage threshold.
Registers 0Eh through 3Ah and 40h configure each of the
programmable outputs. Programmable timing blocks set
the PO_ timeout period from 25µs to 1600ms for each
programmable output. See register 3Ah (Table 15) to set
the active state (active-high or active-low) for each pro-
grammable output and Table 16 for timeout periods for
each output.
For example, PO3 (MAX6874—Table 9) may depend on
the IN1 undervoltage threshold, and the states of GPI1,
PO1, and PO2. Write a one to R16h[0], R17h[6], and
R18h[3:2] to configure the output as indicated. IN1 must
be above the undervoltage threshold (Table 2), GPI1
must be inactive (Table 5), and PO1 (Tables 7 and 15)
and PO2 (Table 9) must be in their deasserted states for
the output to deassert.
Table 7 only applies to PO1 of the MAX6874. Write a 0
to a bit to make the PO1 output independent of the
respective signal (IN1–IN6 thresholds, WD, GPI1–GPI4,
MR, or other programmable outputs).
16 ______________________________________________________________________________________

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]