ISPLSI2064VE-280LTN100 データシートの表示（PDF） - Lattice Semiconductor

部品番号

コンポーネント説明

メーカー

ISPLSI2064VE-280LTN100

3.3V In-System Programmable High Density SuperFAST™ PLD

Lattice Semiconductor 

ispLSI 2064VE Timing Model

I/O Cell

GRP

Ded. In

I/O Pin

(Input)

#21

I/O Delay

#20

GRP

#22

#45

Reset

Y0,1,2

GOE 0,1

#43, 44

#42

Specifications ispLSI 2064VE

GLB

Feedback

Comb 4 PT Bypass #23

Reg 4 PT Bypass

#24

GLB Reg Bypass

#28

20 PT

XOR Delays

#25, 26, 27

GLB Reg

Delay

D

Q

RST

#29, 30,

31, 32

Control RE

PTs OE

#33, 34, CK

35

ORP

I/O Cell

ORP Bypass

#37

ORP

Delay

#36

#38,

39

I/O Pin

(Output)

#40, 41

0491/2064

Derivations of tsu, th and tco from the Product Term Clock

tsu

= Logic + Reg su - Clock (min)

= (tio + tgrp + t20ptxor) + (tgsu) - (tio + tgrp + tptck(min))

= (#20 + #22 + #26) + (#29) - (#20 + #22 + #35)

2.1ns = (0.4 + 0.4 + 2.3) + (0.6) - (0.4 + 0.4 + 0.8)

th

= Clock (max) + Reg h - Logic

= (tio + tgrp + tptck(max)) + (tgh) - (tio + tgrp + t20ptxor)

= (#20 + #22 + #35) + (#30) - (#20 + #22 + #26)

2.3ns = (0.4 + 0.4 + 2.9) + (1.7) - (0.4 + 0.4 + 2.3)

tco

= Clock (max) + Reg co + Output

= (tio + tgrp + tptck(max)) + (tgco) + (torp + tob)

= (#20 + #22 + #35) + (#31) + (#36 + #38)

6.3ns = (0.4 + 0.4 + 2.9) + (0.2) + (1.2 + 1.2)

Note: Calculations are based on timing specifications for the ispLSI 2064VE-280L.

Table 2-0042/2064VE

9

Share Link: