CY62128EV30LL-55ZXET(2012) データシートの表示（PDF） - Cypress Semiconductor
部品番号
コンポーネント説明
メーカー
CY62128EV30LL-55ZXET Datasheet PDF : 18 Pages
| |||
Switching Characteristics
Over the Operating Range
Parameter [14, 15]
Description
Read Cycle
tRC
tAA
tOHA
tACE
tDOE
tLZOE
tHZOE
tLZCE
tHZCE
tPU
tPD
Write Cycle [18]
tWC
tSCE
tAW
tHA
tSA
tPWE
tSD
tHD
tHZWE
tLZWE
Read cycle time
Address to data valid
Data hold from address change
CE LOW to data valid
OE LOW to data valid
OE LOW to Low Z [16]
OE HIGH to High Z [16, 17]
CE LOW to Low Z [16]
CE HIGH to High Z [16, 17]
CE LOW to Power-up
CE HIGH to Power-down
Write cycle time
CE LOW to write end
Address setup to write end
Address hold from write end
Address setup to write start
WE pulse width
Data setup to write end
Data Hold from write end
WE LOW to High Z [16, 17]
WE HIGH to Low Z [16]
CY62128EV30 MoBL® Automotive
45 ns (Automotive-A) 55 ns (Automotive-E)
Unit
Min
Max
Min
Max
45
–
55
–
ns
–
45
–
55
ns
10
–
10
–
ns
–
45
–
55
ns
–
22
–
25
ns
5
–
5
–
ns
–
18
–
20
ns
10
–
10
–
ns
–
18
–
20
ns
0
–
0
–
ns
–
45
–
55
ns
45
–
55
–
ns
35
–
40
–
ns
35
–
40
–
ns
0
–
0
–
ns
0
–
0
–
ns
35
–
40
–
ns
25
–
25
–
ns
0
–
0
–
ns
–
18
–
20
ns
10
–
10
–
ns
Notes
14. CE is the logical combination of CE1 and CE2. When CE1 is LOW and CE2 is HIGH, CE is LOW; when CE1 is HIGH or CE2 is LOW, CE is HIGH.
15. Test Conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less (1 V/ns), timing reference levels of VCC(typ)/2, input pulse
levels of 0 to VCC(typ), and output loading of the specified IOL/IOH as shown in the Figure 4 on page 6.
16. At any given temperature and voltage condition, tHZCE is less than tLZCE, tHZOE is less than tLZOE, and tHZWE is less than tLZWE for any given device.
17. tHZOE, tHZCE, and tHZWE transitions are measured when the output enter a high impedance state.
18. The internal write time of the memory is defined by the overlap of WE, CE = VIL. All signals must be ACTIVE to initiate a write and any of these signals can terminate
a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.
Document #: 001-65528 Rev. *B
Page 8 of 18
Share Link: 