DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

74AHC74D-Q100J データシートの表示(PDF) - Nexperia B.V. All rights reserved

部品番号
コンポーネント説明
メーカー
74AHC74D-Q100J
NEXPERIA
Nexperia B.V. All rights reserved NEXPERIA
74AHC74D-Q100J Datasheet PDF : 19 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Nexperia
74AHC74-Q100; 74AHCT74-Q100
Dual D-type flip-flop with set and reset; positive-edge trigger
5. Pinning information
5.1 Pinning
$+&4
$+&74
5' 
' 
&3 
6' 
4 
4 
*1' 
 9&&
 5'
 '
 &3
 6'
 4
 4
DDD
Fig 5. Pin configuration SO14 and TSSOP14
$+&4
$+&74
WHUPLQDO
LQGH[DUHD
' 
&3 
6' 
4 
4 
*1' 
 5'
 '
 &3
 6'
 4
DDD
7UDQVSDUHQWWRSYLHZ
(1) This is not a supply pin. The substrate is attached to this
pad using conductive die attach material. There is no
electrical or mechanical requirement to solder this pad.
However, if it is soldered, the solder land should remain
floating or be connected to GND.
Fig 6. Pin configuration DHVQFN14
5.2 Pin description
Table 2.
Symbol
1RD
1D
1CP
1SD
1Q
1Q
GND
2Q
2Q
2SD
2CP
2D
2RD
VCC
Pin description
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
Description
asynchronous reset direct input (active LOW)
data input
clock input (LOW to HIGH, edge-triggered)
asynchronous set direct input (active LOW)
true flip-flop output
complement flip-flop output
ground (0 V)
complement flip-flop output
true flip-flop output
asynchronous set direct input (active LOW)
clock input (LOW to HIGH, edge-triggered)
data input
asynchronous reset direct input (active LOW)
supply voltage
74AHC_AHCT74_Q100
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 2 — 21 April 2015
© Nexperia B.V. 2017. All rights reserved
4 of 19

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]