74VHC574FT データシートの表示（PDF） - Toshiba
部品番号
コンポーネント説明
メーカー
74VHC574FT Datasheet PDF : 9 Pages
| |||
74VHC574FT
12.3. Timing Requirements (Unless otherwise specified, Ta = 25, Input: tr = tf = 3 ns)
Minimum pulse width
(CK)
Minimum setup time
Minimum hold time
Characteristics
Symbol VCC (V) Typ. Limit Unit
tw(L),tw(H) 3.3 ± 0.3
5.0
ns
5.0 ± 0.5
5.0
ns
tS
3.3 ± 0.3
3.5
ns
5.0 ± 0.5
3.5
ns
th
3.3 ± 0.3
1.5
ns
5.0 ± 0.5
1.5
ns
12.4. Timing Requirements
(Unless otherwise specified, Ta = -40 to 85, Input: tr = tf = 3 ns)
Minimum pulse width
(CK)
Minimum setup time
Minimum hold time
Characteristics
Symbol VCC (V) Limit Unit
tw(L),tw(H) 3.3 ± 0.3
5.0
ns
5.0 ± 0.5 5.0
tS
3.3 ± 0.3 3.5
ns
5.0 ± 0.5 3.5
th
3.3 ± 0.3 1.5
ns
5.0 ± 0.5 1.5
12.5. AC Characteristics (Unless otherwise specified, Ta = 25 , Input: tr = tf = 3 ns)
Characteristics
Symbol Note Test Condition VCC (V) CL (pF) Min Typ. Max Unit
Propagation delay time
(CK-Q)
tPLH,tPHL
3.3 ± 0.3 15
8.5 13.2 ns
50
11.0 16.7
5.0 ± 0.5 15
5.6
8.6
50
7.1 10.6
3-state output enable time
tPZL,tPZH
RL = 1 kΩ 3.3 ± 0.3 15
50
8.2 12.8 ns
10.7 16.3
5.0 ± 0.5 15
5.9
9.0
50
7.4 11.0
3-state output disable time
tPLZ,tPHZ
RL = 1 kΩ 3.3 ± 0.3 50
5.0 ± 0.5 50
11.0 15.0 ns
7.1 10.1
Maximum clock frequency
fMAX
3.3 ± 0.3 15
80
125
MHz
50
50
75
5.0 ± 0.5 15
130 180
50
85
115
Output skew
tosLH,tosHL (Note 1)
3.3 ± 0.3 50
1.5 ns
5.0 ± 0.5 50
1.0 ns
Input capacitance
CIN
Output capacitance
COUT
Power dissipation capacitance
CPD (Note 2)
4
10
pF
6
pF
28
pF
Note 1: Parameter guaranteed by design.
tosLH = |tPLHm - tPLHn|, tosHL = |tPHLm - tPHLn|
Note 2: CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current
consumption without load. Average operating current can be obtained by the equation.
ICC(opr) = CPD × VCC × fIN + ICC/8 (per F/F)
And the total CPD when n pcs of F/F operate can be gained by the following equation.
CPD (total) = 20 + 8 × n
6
2013-02-12
Rev.1.0
Share Link: 