MT6260 データシートの表示（PDF） - MediaTek Inc

部品番号

コンポーネント説明

メーカー

MT6260

GSM/GPRS/EDGE-RX SOC Processor Technical Brief

MediaTek Inc 

MT6260

GSM/GPRS/EDGE-RX SOC Processor Technical Brief

v0.10 Confidential A

Preface

Acronyms for register types

R/W

RO

RC

WO

W1S

W1C

For both read and write access

Read only

Read only. After the register bank is read, every bit that is HIGH(1) will be cleared to LOW(0)

automatically.

Write only

Write only. When data bits are written to the register bank, every bit that is HIGH(1) will

cause the corresponding bit to be set to 1. Data bits that are LOW(0) have no effects on the

corresponding bit.

Write only. When data bits are written to the register bank, every bit that is HIGH(1) will

cause the corresponding bit to be cleared to 0. Data bits that are LOW(0) have no effects on

the corresponding bit.

MediaTek Confidential

© 2012 MediaTek Inc.

This document contains information that is proprietary to MediaTek Inc.

Unauthorized reproduction or disclosure of this information in whole or in part is strictly prohibited.

Page 5 of 56

Free Datasheet http://www.datasheet4u.com/

loginid=songconglin@hongyucom.com,time=2013-01-07 14:30:28,ip=61.235.102.147,doctitle=MT6260 GSM GPRS EDGE-RX SOC Processor Technical Brief v0.10 (draft).pdf,company=Hongyu_WCX

Share Link: