MAX14515EWA データシートの表示（PDF） - Maxim Integrated

部品番号

コンポーネント説明

メーカー

MAX14515EWA

High-Voltage Liquid Lens Driver

Maxim Integrated 

High-Voltage Liquid Lens Driver

SDA

SCL

tHD, STA

tSU, DAT

tLOW

tHD, DAT

tHIGH

tR

tF

START

CONDITION

Figure 3. I2C Interface Timing Details

tSU, STA

tR

tHD, STA

REPEATED

START CONDITION

tF

tF,TX

tBUF

tSU, STO

STOP

START

CONDITION CONDITION

SDA

SCL

S

START

CONDITION

Figure 4. START and STOP Conditions

P

STOP

CONDITION

operates only as an input. A pullup resistor is required

on SCL if there are multiple masters on the 2-wire inter-

face, or if the master in a single-master system has an

open-drain SCL output. Each transmission consists of a

START condition sent by a master, followed by the

MAX14515’s 7-bit slave address plus R/W bit, a register

address byte, 1 or more data bytes, and finally a STOP

condition.

START and STOP Conditions

Both SCL and SDA remain high when the interface is

not busy. A master signals the beginning of a transmis-

sion with a START (S) condition by transitioning SDA

from high to low while SCL is high (Figure 4). When the

master has finished communicating with the slave, it

issues a STOP (P) condition by transitioning SDA from

low to high while SCL is high. The bus is then free for

another transmission.

Bit Transfer

One data bit is transferred during each clock pulse

(Figure 5). The data on SDA must remain stable while

SCL is high.

Acknowledge

The acknowledge bit is a clocked 9th bit (Figure 6),

which the recipient uses to handshake receipt of each

byte of data. Thus, each byte transferred effectively

requires 9 bits. The master generates the 9th clock

pulse, and the recipient pulls down SDA during the

acknowledge clock pulse. The SDA line is stable low

during the high period of the clock pulse. When the

master is transmitting to the MAX14515, it generates

the acknowledge bit because the MAX14515 is the

recipient. When the MAX14515 is transmitting to the

master, the master generates the acknowledge bit

because the master is the recipient.

10 ______________________________________________________________________________________

Share Link: