MAX769 データシートの表示（PDF） - Maxim Integrated
部品番号
コンポーネント説明
メーカー
MAX769 Datasheet PDF : 16 Pages
| |||
2 or 3-Cell, Step-Up/Down,
Two-Way Pager System IC
_______________Detailed Description
The MAX769 contains several functional blocks that
simplify the integration of power-supply and monitoring
functions within a 2 or 3-cell powered system. They are
described in the following subsections.
Voltage Regulators
Regulator outputs include the following:
• OUT: Main switch-mode buck/boost output
• REG1: 1.5Ω switch and output voltage clamp. Switches
REG1 to OUT and clamps REG1 at 3.3V when
OUT is set to 3.4V or more.
• REG2: Linear-regulated, 24mA low-noise output that
regulates so that VOUT - VREG2 is a set difference
voltage (10µA x ROFS). Output peak-to-peak ripple is
typically 2mV with a 10µF bypass capacitor at REG2.
REG2 clamps the output at 3.3V when OUT is set to
3.4V or more.
• REG3: Low-noise, 1V linear regulator that supplies
2mA.
Main DC-DC Boost Converter (OUT)
OUT is the main DC-DC converter’s output. It supplies
current from the internal synchronous-rectified buck/
boost regulator and needs no external FETs or voltage-
setting resistors. The output voltage (VOUT) is adjusted
from 1.8V to 4.9V in 100mV steps (Tables 1 and 5) by
internal DAC control using a serial-data command.
OUT can supply up to 80mA, less the current supplied
to the other regulators (REG1, REG2, and REG3).
OUT can also be put into a low-current, pulse-skipping
Coast Mode (13µA typical quiescent current) by reset-
ting the RUN/COAST serial input bit. OUT supplies up
to 40mA in Coast Mode. Typically, when changing from
Run to Coast Mode, a lower OUT voltage is also set
(Table 4) to further reduce system operating current.
The extent of this reduction depends on the minimum
operating voltage of the system components when they
are in standby or sleep states.
OUT can be set as low as 1.8V; however, some Run
Mode functions are limited when VOUT is below 2.5V:
• The allowed serial-interface clock rate is reduced.
• Internal LX FET and DR1 and DR2 on-resistance
increases.
Logic Supply (REG1)
REG1 is not a regulator in the conventional sense, but
rather a 1.5Ω PFET that acts as either a switch or a volt-
age clamp, depending on the programmed OUT volt-
age. When OUT is set to 3.3V or less, REG1 operates
as a switch. When OUT is set to 3.4V or more, the
REG1 output clamps at 3.3V. This arrangement limits
VREG1 to an acceptable voltage for logic when OUT is
programmed to a higher voltage (typically >4V) for
charging (see Charger Circuit and Backup Linear
Regulator sections).
Low-Noise Analog Supply (REG2)
REG2 is a linear, 24mA low-dropout regulating circuit
whose input is R2IN. The REG2 output (VREG2) is set
by ROFS. ROFS does not set an absolute voltage, but
rather an offset level from R2IN (Figure 2). VREG2 is set
by:
VREG2 = VR2IN - 10µA x ROFS
Typically R2IN and ROFS are tied to OUT, in which
case:
VOUT - VREG2 = 10µA x ROFS
ROFS adjusts VREG1 - VREG2 to allow REG2 noise
rejection to be traded for voltage drop and consequent
efficiency loss. A 15kΩ (typical) ROFS value sets a
150mV voltage difference. R2IN is typically supplied
from OUT or REG1, but can be connected elsewhere
as long as the voltage applied to R2IN does not exceed
VOUT. For lowest output noise on REG2, connect R2IN
to REG1.
Note that the REG2 output also clamps at 3.3V when
OUT is set to 3.4V or higher.
Low-Noise, 1V Analog Supply (REG3)
REG3 is a 1V, low-noise linear regulator that supplies
up to 2mA. REG3’s input is internally connected to
REG2.
PWM Frequency Synchronization
The DC-DC converter switching frequency in pulse-
width-modulation (PWM) mode is nominally 270kHz if
no synchronization clock is supplied and FILT is tied to
REF. If the PLL is used, a filter network is connected to
FILT, a clock is applied to SYNC, and the internal oscil-
lator locks to seven times the input clock rate. The
MAX769 is designed for a 38.4kHz SYNC input and
hence a 268.8kHz operating frequency. PWM switching
frequency is unaffected by the serial-data clock rate.
Voltage Detectors (LBO and Reset)
The MAX769 contains two voltage-detector inputs: LBI
and RSIN. The LBI and RSIN comparator outputs are
open-drain pins (LBO and RSO) for a real-time hard-
ware output. LBO is also readable via the serial inter-
face. Both LBI and RSIN trigger at a 0.6V input
threshold and have about 18mV hysteresis. RSO also
triggers the MAX769 internal power-on reset (POR).
_______________________________________________________________________________________ 9
Share Link: 