ISPLS1024-200LT100 データシートの表示（PDF） - Lattice Semiconductor
部品番号
コンポーネント説明
メーカー
ISPLS1024-200LT100 Datasheet PDF : 13 Pages
| |||
Specifications ispLSI 1024EA
External Timing Parameters
Over Recommended Operating Conditions
PARAMETER TEST 4 #2
COND.
DESCRIPTION1
-200
-125
-100
UNITS
MIN. MAX. MIN. MAX. MIN. MAX.
tpd1
A
tpd2
A
fmax (Int.) A
fmax (Ext.) —
fmax (Tog.) —
tsu1
—
1 Data Propagation Delay, 4PT Bypass, ORP Bypass — 4.5 — 7.5 — 10.0 ns
2 Data Propagation Delay, Worst Case Path
— 6.0 — 10.0 — 12.5 ns
3 Clock Frequency with Internal Feedback 3
200
4
Clock
Frequency
with
External
Feedback
(1
tsu2 +
) tco1
143
5
Clock
Frequency,
Max.
Toggle
(
1
twh +
twl
)
250
6 GLB Reg. Setup Time before Clock,4 PT Bypass 3.0
— 125
— 100
— 167
— 4.5
— 100
— 77
— 125
— 6.0
— MHz
— MHz
— MHz
— ns
tco1
A 7 GLB Reg. Clock to Output Delay, ORP Bypass
— 3.5 — 4.5 — 6.0 ns
th1
— 8 GLB Reg. Hold Time after Clock, 4 PT Bypass
0.0 — 0.0 — 0.0 — ns
tsu2
tco2
th2
tr1
trw1
tptoeen
tptoedis
tgoeen
tgoedis
twh
twl
— 9 GLB Reg. Setup Time before Clock
3.5 — 5.5 — 7.0 — ns
— 10 GLB Reg. Clock to Output Delay
— 4.0 — 5.5 — 7.0 ns
— 11 GLB Reg. Hold Time after Clock
0.0 — 0.0 — 0.0 — ns
A 12 Ext. Reset Pin to Output Delay
— 5.5 — 10.0 — 13.5 ns
— 13 Ext. Reset Pulse Duration
3.5 — 5.0 — 6.5 — ns
B 14 Input to Output Enable
— 7.0 — 12.0 — 15.0 ns
C 15 Input to Output Disable
— 7.0 — 12.0 — 15.0 ns
B 16 Global OE Output Enable
— 4.5 — 7.0 — 9.0 ns
C 17 Global OE Output Disable
— 4.5 — 7.0 — 9.0 ns
— 18 External Synchronous Clock Pulse Duration, High 2.0 — 3.0 — 4.0 — ns
— 19 External Synchronous Clock Pulse Duration, Low 2.0 — 3.0 — 4.0 — ns
tsu3
— 20 I/O Reg. Setup Time before Ext. Sync Clock (Y2, Y3) 3.0 — 3.0 — 3.5 — ns
th3
— 21 I/O Reg. Hold Time after Ext. Sync. Clock (Y2, Y3) 0.0 — 0.0 — 0.0 — ns
1.
Unless noted otherwise, all parameters use a GRP load of four GLBs, 20 PTXOR path, ORP and Y0 clock.
Table 2-0030A/1024EA
v.2.5
2. Refer to Timing Model in this data sheet for further details.
3. Standard 16-bit counter using GRP feedback.
4. Reference Switching Test Conditions section.
6
Share Link: 