DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

SCA3000-E05-1 データシートの表示(PDF) - VTI technologies

部品番号
コンポーネント説明
メーカー
SCA3000-E05-1
VTI
VTI technologies VTI
SCA3000-E05-1 Datasheet PDF : 43 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Table 2. Available measurement modes for SCA3000.
Available measurement
modes
Default after power-on
or reset
Optional measurement
mode 1
Optional measurement
mode 2
SCA3000-D01
SCA3000-D02
Measurement
mode
Bypass
measurement
mode
Not available
SCA3000-E01
SCA3000-E02
Measurement
mode
Narrow band
measurement
mode
Not available
SCA3000-E04
Measurement
mode
Narrow band
measurement
mode
Wide band
measurement
mode
SCA3000-E05
Measurement
mode
Narrow band
measurement
mode
Wide band
measurement
mode
SCA3000 Series
2.2.1.1 Bypass measurement mode
In bypass measurement mode, the signal bandwidth of the SCA3000 is extended by bypassing the
low-pass filter in signal channel. As a result of a wider measurement bandwidth, the noise level is
higher.
2.2.1.2 Narrow band measurement mode
In narrow band measurement mode, the signal bandwidth of the SCA3000 is reduced by increasing
low-pass filtering in signal channel. In addition, the output data rate is halved due to decimation. As
a result of a narrower signal bandwidth, the noise level is lower.
2.2.1.3 Wide band measurement mode
In wide band measurement mode, the SCA3000 signal channel low-pass filtering pass band is
widened. As a result of a wider measurement bandwidth, the noise level is higher.
2.2.2 Usage
The optional measurement modes can be enabled by setting the bits called MODE_BITS in MODE
register to "010" or "001". See section 3.4 for MODE register details.
Acceleration data can be read from data output registers X_LSB, X_MSB, Y_LSB, Y_MSB, Z_LSB
and Z_MSB in all measurement modes. Each of these registers can be read one by one or using
the decrement register read, which is described in section 4.1.3.2 for SPI and 4.2.1.3 for I2C
interface. See section 3.3 for output register details.
2.2.2.1 Overflow condition
Since acceleration data registers have no limiter, the possible overflow needs to be detected using
bits [B7, B6, B5]. If bits [B7, B6, B5] are ‘011’ or ‘100’, data overflow has occurred (see Table 3).
This applies for all acceleration output registers (X_LSB … Z_MSB and BUF_DATA).
Table 3. Overflow bit patterns in acceleration data registers (X_LSB … Z_MSB and BUF_DATA).
Byte
MSB byte
LSB byte
Bit number
B7 B6 B5 B4 B3 B2 B1 B0 B7 B6 B5 B4 B3 B2:B0
Acceleration data bit Sign d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0
Data overflow on
positive acceleration
0
1
1
x
x
x
x
x
x
x
x
x
x
xxx
Data overflow on
negative
1 0 0 x x x x x x x x x x xxx
acceleration
x = ignore
In case of overflow, the output register value must be discarded. When an overflow is detected, the
bit pattern ‘0101 1111 1111 1xxx’ is used for positive accelerations and ‘1010 0000 0000 0xxx’ for
VTI Technologies Oy
www.vti.fi
Doc.Nr. 8257300A.07
8/ 43
Rev.A.07

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]