M24M01-VLA6TG データシートの表示（PDF） - STMicroelectronics

部品番号

コンポーネント説明

メーカー

M24M01-VLA6TG

1 Mbit Serial I²C Bus EEPROM

STMicroelectronics 

Figure 9. Read Mode Sequences

M24M01

CURRENT

ADDRESS

READ

ACK

NO ACK

DEV SEL

DATA OUT

R/W

RANDOM

ADDRESS

READ

ACK

ACK

ACK

ACK

NO ACK

DEV SEL *

BYTE ADDR BYTE ADDR

DEV SEL *

DATA OUT

R/W

R/W

SEQUENTIAL

CURRENT

READ

SEQUENTIAL

RANDOM

READ

ACK

ACK

DEV SEL

DATA OUT 1

R/W

ACK

NO ACK

DATA OUT N

ACK

ACK

ACK

ACK

ACK

DEV SEL *

BYTE ADDR BYTE ADDR

DEV SEL *

DATA OUT 1

R/W

R/W

ACK

NO ACK

DATA OUT N

AI01105C

Note: 1. The seven most significant bits of the Device Select Code of a Random Read (in the 1st and 4th bytes) must be identical.

Read Operations

Read operations are performed independently of

the state of the Write Control (WC) signal.

After the successful completion of a Read opera-

tion, the device’s internal address counter is incre-

mented by one, to point to the next byte address.

Random Address Read

A dummy Write is first performed to load the ad-

dress into this address counter (as shown in Fig-

ure 9) but without sending a Stop condition. Then,

the bus master sends another Start condition, and

repeats the Device Select Code, with the RW bit

set to 1. The device acknowledges this, and out-

puts the contents of the addressed byte. The bus

master must not acknowledge the byte, and termi-

nates the transfer with a Stop condition.

Current Address Read

For the Current Address Read operation, following

a Start condition, the bus master only sends a De-

vice Select Code with the RW bit set to 1. The de-

vice acknowledges this, and outputs the byte

addressed by the internal address counter. The

counter is then incremented. The bus master ter-

11/21

Share Link: