DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AS5045 データシートの表示(PDF) - austriamicrosystems AG

部品番号
コンポーネント説明
メーカー
AS5045
AMSCO
austriamicrosystems AG AMSCO
AS5045 Datasheet PDF : 34 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
AS5045
Data Sheet
6.7.2 Pulse Width Modulation Output
(operating conditions: Tamb = -40 to +125°C, VDD5V = 3.0~3.6V (3V operation) VDD5V = 4.5~5.5V (5V operation)
unless otherwise noted)
Parameter
Symbol Min Typ Max Unit Note
PWM frequency
f PWM
232 244 256
220 244 268
Signal period = 4097µs ±5% at Tamb = 25°C
Hz
= 4097µs ±10% at Tamb = -40 to +125°C
Minimum pulse width
PW MIN
0.95
1
1.05 µs Position 0d; Angle 0°
Maximum pulse width
PW MAX 3891 4096 4301 µs Position 4095d; Angle 359.91°
Note: when OTP bit “PWMhalfEn” is set, the PWM pulse width PW is doubled (PWM frequency fPWM is divided by 2)
lid 6.8 Programming Conditions
a (operating conditions: Tamb = -40 to +125°C, VDD5V = 3.0~3.6V (3V operation) VDD5V = 4.5~5.5V (5V operation)
v unless otherwise noted)
Parameter
Symbol
Min
Typ
Max Unit Note
ill Programming enable time
t Prog enable
2
µs
Time between rising edge at
Prog pin and rising edge of CSn
t Write data start
G s Write data valid
t Data in
t Data in valid
2
250
µs
ns
Write data at the rising edge of
CLK PROG
A t Load programming data
t Load PROG
3
µs
Rise time of VPROG before
s n CLKPROG
t PrgR
0
µs
Hold time of VPROG after
e CLKPROG
t PrgH
0
5
µs
m t Write data – programming
CLKPROG
CLK PROG
250
kHz
Ensure that VPROG is stable with
rising edge of CLK
a n CLK pulse width
t PROG
1.8
2
2.2
µs
During programming; 16 clock
cycles
o Hold time of Vprog after
programming
t PROG finished
2
µs
Programmed data is available
after next power-on
c Programming voltage, pin
l PROG
V PROG
7.3
7.4
7.5
V
Must be switched off after
zapping
a Programming voltage off level
V ProgOff
0
1
V
Line must be discharged to this
level
Programming current
I PROG
130
mA During programming
ic Analog read CLK
CLKAread
Programmed Zener voltage
n (log.1)
Vprogrammed
Unprogrammed Zener voltage
Tech (log. 0)
Vunprogrammed
1
100
kHz Analog Readback mode
100
mV
VRef-VPROG during Analog
Readback mode (see 11.4)
V
www.austriamicrosystems.com
Revision 1.7
11 – 33

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]