DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ASCELL3911 データシートの表示(PDF) - austriamicrosystems AG

部品番号
コンポーネント説明
メーカー
ASCELL3911
AMSCO
austriamicrosystems AG AMSCO
ASCELL3911 Datasheet PDF : 13 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ISM 868 MHz, 433 MHz and 315 MHz FSK Transmitter – Preliminary Data Sheet
ASCell3911
Austria Mikro Systeme International AG
2.3 FSK Operation
TA = 23 °C, VDD, VSYN = 2,7 V, unless specified otherwise. Device functional for TA= -40 to
+85 °C.
Symbol
FC
Parameter
Carrier frequency
Conditions / Notes
Depends on different external
crystals.
F
FSK frequency devi ation 315,000 MHz:
433,920 MHz:
868,300 MHz:
Fxosc
Crystal oscillator (XOSC) 315,000 MHz, Crystal=H
frequency
433,920 MHz, Crystal=L
868,300 MHz, Crystal=L
FTxosc
Crystal oscillator (XOSC) 315,000 M: (-40~+85 °C),
fequency tolerance
433,920 MHz: (-40~+85 °C),
868,300 MHz: (-40~+85 °C)
DR,gross
Pout
Gross data rate
Including burst protocol.
Available output power,
into Zout = 2000 differ-
ential
315,000MHz (USA),
433,920 MHz
868,300 MHz
315MHz (Japan) - set through
RPA???
TabTX
Time between two differ-
ent transmitted mes-
sages “a”&“b”
1) @ 868,300 MHz: DR,gross = 13,5672 MHz / 46,5 / 16 = 18,235 kbps.
@ 433,920 MHz: 18,225 kbps.
@ 315,000 MHz: 19,226 kbps.
2) Antenna dependent - will not be production tested.
Min
-68,4
-61,7
-61,7
Typ
315,000
433,920
868,300
19,6875
13,5600
13,5672
-1,5
–1,5
–3,0
18,2351)
0,0
0,0
-1,5
-20?
30
Max
+68,4
+61,7
+61,7
50
50
25
+1,5
+1,5
+0,0
Units
MHz
MHz
MHz
kHz
kHz
kHz
MHz
MHz
MHz
ppm
ppm
ppm
kbps
dBm
dBm
dBm
dBm
ms
2.4 Digital Pin Characteristics
TA = 23 °C, VDD = 2,7 V, unless specified otherwise. GND is the 0 V reference.
Input parameters for bi-directional pins (µC_CLK, WAKEUP) are valid at disabled outputs.
Symbol Parameter
Conditions
Min
Typ
Max Units
µC_CLK (µC clock output / wake-up input)
VOH High level output voltage IOH =-1 mA
VDD-0,5
-
V
VOL Low level output voltage IOL =1 mA
-
0,3
V
tr Rise time
CLoad = 10 pF
20
ns
td Fall time
CLoad = 10 pF
20
ns
jcc Cycle to cycle jitter
+/-5
%
VIH High level input voltage
VDD-0,5
-
V
VIL Low level input voltage
-
0,3
V
IIH High level input current VIH = VDD
1
µA
IIL Low level input current VIL =0 V; Due to in-
-40
µA
ternal pull-up
Rev. A, February 2000
Page 10 of 13

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]