DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

LTC2655BCUF-L16-PBF データシートの表示(PDF) - Linear Technology

部品番号
コンポーネント説明
メーカー
LTC2655BCUF-L16-PBF Datasheet PDF : 28 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
LTC2655
ELECTRICAL CHARACTERISTICS The l denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C. VCC = 2.7V to 5.5V, VOUT unloaded unless otherwise specified.
LTC2655B-L16/LTC2655-L12 (Internal Reference = 1.25V)
SYMBOL PARAMETER
CONDITIONS
MIN TYP MAX UNITS
Reference
Reference Output Voltage
1.248 1.25 1.252
V
Reference Temperature Coefficient
(Note 7)
±2 ±10 ppm/°C
Reference Line Regulation
VCC ±10%
–80
dB
Reference Short-Circuit Current
VCC = 5.5V, Forcing REFIN/OUT to GND
l
3
5
mA
REFCOMP Pin Short-Circuit Current
VCC = 5.5V, Forcing REFCOMP to GND
l
65 200
μA
Reference Load Regulation
Reference Output Voltage Noise Density
VCC = 3V±10% or 5V±10%, IOUT = 100μA Sourcing
CREFCOMP = CREFIN/OUT = 0.1μF, at f = 1kHz
40
mV/mA
30
nV/√Hz
Reference Input Range
External Reference Mode (Note 14)
l 0.5
VCC/2
V
Reference Input Current
l
0.001 1
μA
Reference Input Capacitance
(Note 9)
20
pF
Power Supply
VCC
Positive Supply Voltage
ICC
Supply Current (Note 8)
ISD
Supply Current in Shutdown Mode (Note 8)
Digital I/O
For Specified Performance
VCC = 5V, Internal Reference On
VCC = 5V, Internal Reference Off
VCC = 3V, Internal Reference On
VCC = 3V, Internal Reference Off
VCC = 5V
l 2.7
5.5
V
l
1.7 2.5
mA
l
1.3
2
mA
l
1.6 2.2
mA
l
1.2 1.7
mA
l
3
μA
VIL
VIH
VIL(LDAC)
Low Level Input Voltage (SDA and SCL)
High Level Input Voltage (SDA and SCL)
Low Level Input Voltage (LDAC)
VIH(LDAC) High Level Input Voltage (LDAC)
VIL(CA)
VIH(CA)
RINH
RINL
Low Level Input Voltage (CA0 to CA2)
High Level Input Voltage (CA0 to CA2)
Resistance from CAn (n = 0,1,2)
to VCC to Set CAn = VCC
Resistance from CAn (n = 0,1,2)
to GND to Set CAn = GND
VCC = 4.5V to 5.5V
VCC = 2.7V to 4.5V
VCC = 3.6V to 5.5V
VCC = 2.7V to 3.6V
See Test Circuit 1
See Test Circuit 1
See Test Circuit 2
See Test Circuit 2
l
l 0.7VCC
l
l
l 2.4
l
2
l
l 0.85VCC
l
l
0.3VCC
V
V
0.8
V
0.6
V
V
V
0.15VCC
V
V
10
10
RINF
Resistance from CAn (n = 0,1,2)
to VCC or GND to Set Can = FLOAT
See Test Circuit 2
VOL
Low Level Output Voltage
Sink Current =3mA
tOF
Output Fall Time
VO = VIH(MIN) to VO = VIL(MAX),
CB = 10pF to 400pF (Note 13)
tSP
Pulse Width of Spikes Suppressed by Input
Filter
l
2
l
0
20+0.1CB
l
0
0.4
V
250
ns
50
ns
IIN
Input Leakage
0.1VCC ≤ VIN ≤ 0.9VCC
CIN
I/O Pin Capacitance
(Note 9)
CB
Capacitance Load for Each Bus Line
CCAn
External Capacitive Load on Address Pins
CA0, CA1 and CA2
l
1
μA
l
10
pF
l
400
pF
l
10
pF
2655f
6

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]