DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

EDS2504ACTA データシートの表示(PDF) - Elpida Memory, Inc

部品番号
コンポーネント説明
メーカー
EDS2504ACTA
Elpida
Elpida Memory, Inc Elpida
EDS2504ACTA Datasheet PDF : 51 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
EDS2504ACTA/08ACTA/16ACTA, EDS2504APTA/08APTA/16APTA
DC Characteristics 1 (TA = 0 to +70°C, VDD, VDDQ = 3.3V ± 0.3V, VSS, VSSQ = 0V)
Parameter
max.
/CAS latency
Symbol
Grade × 4
×8
× 16
Unit
Test condition
Notes
Operating current
ICC1
-7A
130
130
135
ICC1
-75
110
110
115
Standby current in power
down
ICC2P
3
3
3
Standby current in power
down (input signal stable)
ICC2PS
2
2
2
Standby current in power
down (input signal stable)
(EDS2504AP/08AP/16AP)
ICC2PS
-XXL 0.5
0.5
0.5
(L-version)
Standby current in non
power down
ICC2N
20
20
20
Standby current in non
power down (input signal ICC2NS
stable)
9
9
9
Active standby current in
power down
ICC3P
4
4
4
Active standby current in
power down (input signal ICC3PS
stable)
3
3
3
Active standby current in
non power down
ICC3N
30
30
30
Active standby current in
non power down (input
signal stable)
ICC3NS
15
15
15
Burst operating current ICC4
130
135
145
mA
Burst length = 1
tRC = min.
mA
Burst length = 1
tRC = min.
1, 2, 3
mA
CKE = VIL, tCK = min. 6
mA
CKE = VIL, tCK = 7
mA
CKE = VIL, tCK = 9
mA
CKE, /CS = VIH,
tCK = min.
4
mA
CKE = VIH, tCK = ,
/CS = VIH
8
mA
CKE = VIL, tCK = min. 1, 2, 6
mA
CKE = VIL, tCK = 2, 7
mA
CKE, /CS = VIH,
tCK = min.
1, 2, 4
mA
CKE = VIH, tCK = ,
/CS = VIH
2, 8
mA
tCK = min., BL = 4
1, 2, 5
Refresh current
ICC5
-7A
250
250
250
mA
tRC = min.
3
ICC5
-75
220
220
220
mA
tRC = min.
Self refresh current
ICC6
3
3
3
mA
VIH VDD – 0.2V
VIL 0.2V
Self refresh current
(EDS2504AP/08AP/16AP) ICC6
(L-version)
-XXL 1
1
1
mA
VIH VDD – 0.2V
VIL 0.2V
9
Notes: 1. ICC depends on output load condition when the device is selected. ICC (max.) is specified at the output
open condition.
2. One bank operation.
3. Input signals are changed once per one clock.
4. Input signals are changed once per two clocks.
5. Input signals are changed once per four clocks.
6. After power down mode, CLK operating current.
7. After power down mode, no CLK operating current.
8. Input signals are VIH or VIL fixed.
9. This characteristic is guaranteed only for EDS2504AP/08AP/16AP (L-version).
Data Sheet E0110E30 (Ver. 3.0)
5

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]