EDS2504ACTA データシートの表示（PDF） - Elpida Memory, Inc
部品番号
コンポーネント説明
メーカー
EDS2504ACTA Datasheet PDF : 51 Pages
| |||
EDS2504ACTA/08ACTA/16ACTA, EDS2504APTA/08APTA/16APTA
DC Characteristics 2 (TA = 0 to +70°C, VDD, VDDQ = 3.3V ± 0.3V, VSS, VSSQ = 0V)
Parameter
Input leakage current
Output leakage current
Output high voltage
Output low voltage
Symbol min.
ILI
–1
ILO
–1.5
VOH
2.4
VOL
—
max.
1
1.5
—
0.4
Unit Test condition
Notes
µA 0 ≤ VIN ≤ VDD
µA 0 ≤ VOUT ≤ VDD, DQ = disable
V
IOH = –4 mA
V
IOL = 4 mA
Pin Capacitance (TA = 25°C, VDD, VDDQ = 3.3V ± 0.3V)
Parameter
Symbol Pins
min.
Typ
max.
Unit
Input capacitance
CI1
CLK
2.5
—
3.5
pF
CI2
Address, CKE, /CS, /RAS,
/CAS, /WE, DQM,
2.5
—
Data input/output capacitance CI/O
DQ
4
—
3.8
pF
6.5
pF
Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
2. Measurement condition: f = 1MHz, 1.4V bias, 200mV swing.
3. DQM = VIH to disable DOUT.
4. This parameter is sampled and not 100% tested.
Notes
1, 2, 4
1, 2, 4
1, 2, 3, 4
AC Characteristics (TA = 0 to +70°C, VDD, VDDQ = 3.3V ± 0.3V, VSS, VSSQ = 0V)
-7A
-75
Parameter
Symbol
min.
min.
max.
Unit
System clock cycle time
tCK
7.5
7.5
—
ns
CLK high pulse width
tCH
2.5
2.5
—
ns
CLK low pulse width
tCL
2.5
2.5
—
ns
Access time from CLK
tAC
—
—
5.4
ns
Data-out hold time
tOH
2.7
2.7
—
ns
CLK to Data-out low impedance
tLZ
1
1
—
ns
CLK to Data-out high impedance
tHZ
—
—
5.4
ns
Input setup time
tSI
1.5
1.5
—
ns
Input hold time
tHI
0.8
0.8
—
ns
Ref/Active to Ref/Active command period tRC
60
67.5
—
ns
Active to Precharge command period tRAS
45
45
120000
ns
Active command to column command
(same bank)
tRCD
15
20
—
ns
Precharge to active command period tRP
15
20
—
ns
Write recovery or data-in to precharge
lead time
tDPL
15
15
—
ns
Last data into active latency
tDAL
2CLK + 15ns 2CLK + 20ns —
Active (a) to Active (b) command period tRRD
15
15
—
ns
Transition time (rise and fall)
tT
0.5
0.5
5
ns
Refresh period
(8192 refresh cycles)
tREF
—
—
64
ms
Notes: 1. AC measurement assumes tT = 0.5ns. Reference level for timing of input signals is 1.4V.
2. Access time is measured at 1.4V. Load condition is CL = 50pF.
3. tLZ (min.) defines the time at which the outputs achieves the low impedance state.
4. tHZ (max.) defines the time at which the outputs achieves the high impedance state.
Notes
1
1
1
1, 2
1, 2
1, 2, 3
1, 4
1
1
1
1
1
1
1
1
Data Sheet E0110E30 (Ver. 3.0)
6
Share Link: 