LC78622E データシートの表示（PDF） - SANYO -> Panasonic

部品番号

コンポーネント説明

メーカー

LC78622E

Compact Disc Player DSP

SANYO -> Panasonic 

LC78622E

Pin Functions

Pin No.

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

Symbol

DEFI

TAI

PDO

VVSS

ISET

VVDD

FR

VSS

EFMO

EFMIN

TEST2

CLV+

CLV–

V/P

HFL

TES

TOFF

TGL

JP+

JP–

PCK

FSEQ

VDD

CONT1

CONT2

CONT3

CONT4

CONT5

EMPH

C2F

DOUT

TEST3

TEST4

N.C.

MUTEL

LVDD

LCHO

LVSS

RVSS

RCHO

RVDD

MUTER

XVDD

XOUT

XIN

XVSS

SBSY

EFLG

PW

SFSY

I/O

Function

I Defect detection signal (DEF) input. (Must be connected to 0 V when unused.)

I

Test input. A pull-down resistor is built in. Must be connected to 0 V.

O

External VCO control phase comparator output

–

PLL pins

AI

Internal VCO ground. Must be connected to 0 V.

PDO output current adjustment resistor connection

–

Internal VCO power supply

AI

VCO frequency range adjustment

– Digital system ground. Must be connected to 0 V.

O

Slice level control

I

EFM signal output

EFM signal input

I Test input. A pull-down resistor is built in. Must be connected to 0 V.

O Disc motor control output.

O Three-value output is also possible when specified by microprocessor command.

Rough servo/phase control automatic switching monitor output. Outputs a high level during rough servo and a low level

O during phase control.

I Track detection signal input. This is a Schmitt input.

I Tracking error signal input. This is a Schmitt input.

O Tracking off output

O Tracking gain switching output. Increase the gain when low.

O Track jump output.

O Three-value output is also possible when specified by microprocessor command.

O EFM data playback clock monitor. Outputs 4.3218 MHz when the phase is locked.

Synchronization signal detection output. Outputs a high level when the synchronization signal detected from the EFM

O signal and the internally generated synchronization signal agree.

– Digital system power supply.

I/O General-purpose I/O pin 1

I/O General-purpose I/O pin 2

I/O General-purpose I/O pin 3

I/O General-purpose I/O pin 4

Controlled by serial data commands from the microprocessor. Any of these that are unused

must be either set up as input ports and connected to 0 V, or set up as output ports and

left open.

I/O General-purpose I/O pin 5

O De-emphasis monitor pin. A high level indicates playback of a de-emphasis disk.

O C2 flag output

O Digital output. (EIAJ format)

I Test input. A pull-down resistor is built in. Must be connected to 0 V.

I Test input. A pull-down resistor is built in. Must be connected to 0 V.

– Unused. Must be left open.

O

Left channel mute output

– Left channel

O one-bit D/A converter

Left channel power supply

Left channel output

–

Left channel ground. Must be connected to 0 V.

–

Right channel ground. Must be connected to 0 V.

O Right channel

– one-bit D/A converter

Right channel output

Right channel power supply

O

Right channel mute output

– Crystal oscillator power supply.

O

Connections for a 16.9344 crystal oscillator element

I

– Crystal oscillator ground. Must be connected to 0 V.

O Subcode block synchronization signal output

O C1, C2, single and double error correction monitor pin

O Subcode P, Q, R, S, T, U, V and W output

O Subcode frame synchronization signal output. This signal falls when the subcodes are in the standby state.

No. 5480-7/29

Share Link: