MPC8250ACVR データシートの表示（PDF） - Freescale Semiconductor

部品番号

コンポーネント説明

メーカー

MPC8250ACVR

MPC8250 Hardware Specifications

Freescale Semiconductor 

Features

– 2,048 bytes of SI RAM

– Bit or byte resolution

– Independent transmit and receive routing, frame synchronization

– Supports T1, CEPT, T1/E1, T3/E3, pulse code modulation highway, ISDN basic rate, ISDN

primary rate, Freescale interchip digital link (IDL), general circuit interface (GCI), and

user-defined TDM serial interfaces

— Eight independent baud rate generators and 20 input clock pins for supplying clocks to FCCs,

SCCs, SMCs, and serial channels

— Four independent 16-bit timers that can be interconnected as two 32-bit timers

• PCI bridge

— PCI Specification Revision 2.2 compliant and supports frequencies up to 66 MHz

— On-chip arbitration

— Support for PCI to 60x memory and 60x memory to PCI streaming

— PCI Host Bridge or Peripheral capabilities

— Includes 4 DMA channels for the following transfers:

– PCI-to-60x to 60x-to-PCI

– 60x-to-PCI to PCI-to-60x

– PCI-to-60x to PCI-to-60x

– 60x-to-PCI to 60x-to-PCI

— Includes all of the configuration registers (which are automatically loaded from the EPROM

and used to configure the MPC8265A) required by the PCI standard as well as message and

doorbell registers

— Supports the I2O standard

— Hot-Swap friendly (supports the Hot Swap Specification as defined by PICMG 2.1 R1.0

August 3, 1998)

— Support for 66 MHz, 3.3 V specification

— 60x-PCI bus core logic which uses a buffer pool to allocate buffers for each port

— Makes use of the local bus signals, so there is no need for additional pins

MPC8250 Hardware Specifications, Rev. 2

Freescale Semiconductor

5

Share Link: