AD5541AARMZ データシートの表示（PDF） - Analog Devices
部品番号
コンポーネント説明
メーカー
AD5541AARMZ Datasheet PDF : 24 Pages
| |||
Preliminary Technical Data
AD5541A/AD5542A/AD5512AA
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
REF 1
8 GND
CS
2 AD5541A-1 7 VDD
TOP VIEW
SCLK 3 (N o t to S cale) 6 VOUT
DIN
4
5 CLR
NC = NO CONNECT
Figure 6. AD5541A-1 8-Lead LFCSP Pin Configuration
VOUT 1
AGND 2
AD5541A
8 VDD
7 DGND
REF 3 TOP VIEW 6 DIN
CS 4 (Not to Scale) 5 SCLK
Figure 7. AD5541A 8-Lead SOIC Pin Configuration
VDD 1
VOUT 2
AGND 3
REF 4
CS
5
AD5541A
TOP VIEW
(Not to Scale)
10 VLOGIC
9 DGND
8 LDAC
7 DIN
6 SCLK
NC = NO CONNECT
Figure 8. AD5541A 10-Lead LFCSP Pin Configuration
VDD
VOUT
AGND
REF
CS
1
2 AD5541A
3
TOP VIEW
4 (Not to Scale)
5
10 VLOGIC
9 DGND
8 LDAC
7 DIN
6 SCLK
NC = NO CONNECT
Figure 9. AD5541A 10-Lead MSOP Pin Configuration
Table 4. AD5541A Pin Function Descriptions
Pin No.
8-Lead 8-Lead 10-Lead 10-Lead
LFCSP SOIC LFCSP MSOP Mnemonic
6
1
2
2
VOUT
2
3
3
AGND
1
3
4
4
REF
2
4
5
5
CS
3
5
6
6
SCLK
4
6
7
7
DIN
7
9
9
DGND
7
8
1
1
VDD
5
CLR
10
10
VLOGIC
8
8
LDAC
Description
Analog Output Voltage from the DAC.
Ground Reference Point for Analog Circuitry.
Voltage Reference Input for the DAC. Connect to an external 2.5 V reference.
Reference can range from 2 V to VDD.
Logic Input Signal. The chip select signal is used to frame the serial data input.
Clock Input. Data is clocked into the input register on the rising edge of SCLK.
Duty cycle must be between 40% and 60%.
Serial Data Input. This device accepts 16-bit words. Data is clocked into the
input register on the rising edge of SCLK.
Digital Ground. Ground reference for digital circuitry.
Analog Supply Voltage, 5 V ± 10%.
Asynchronous Clear Input. The CLR input is falling edge sensitive. When CLR is
low, all LDAC pulses are ignored. When CLR is activated, the input register and
the DAC register are cleared to the model selectable midscale or zeroscale .
Logic Power Supply.
LDAC Input. When this input is taken low, the DAC register is simultaneously
updated with the contents of the input register.
Rev. PrA | Page 7 of 24
Share Link: 