AD7476ARTZ-500RL7 データシートの表示（PDF） - Analog Devices
部品番号
コンポーネント説明
メーカー
AD7476ARTZ-500RL7 Datasheet PDF : 24 Pages
| |||
AD7476/AD7477/AD7478
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
VDD 1
GND 2
AD7476/
AD7477/
AD7478
6 CS
5 SDATA
VIN
3
TOP VIEW
(Not to Scale)
4
SCLK
Figure 3. Pin Configuration
Table 6. Pin Function Descriptions
Pin No. Mnemonic Description
1
VDD
Power Supply Input. The VDD range for the AD7476/AD7477/AD7478 is from 2.35 V to 5.25 V.
2
GND
Analog Ground. Ground reference point for all circuitry on the part. All analog input signals should be referred to this
GND voltage.
3
VIN
Analog Input. Single-ended analog input channel. The input range is 0 V to VDD.
4
SCLK
Serial Clock. Logic input. SCLK provides the serial clock for accessing data from the part. This clock input is also used as
the clock source for the AD7476/AD7477/AD7478 conversion process.
5
SDATA
Data Out. Logic output. The conversion result is provided on this output as a serial data stream. The bits are clocked
out on the falling edge of the SCLK input. The data stream from the AD7476 consists of four leading zeros followed by
the 12 bits of conversion data; this is provided MSB first. The data stream from the AD7477 consists of four leading
zeros followed by the 10 bits of conversion data, followed by two trailing zeros, which is also provided MSB first. The
data stream from the AD7478 consists of four leading zeros followed by the eight bits of conversion data, followed by
four trailing zeros, which is provided MSB first.
6
CS
Chip Select. Active low logic input. This input provides the dual function of initiating conversions on the
AD7476/AD7477/AD7478 and framing the serial data transfer.
Rev. F | Page 10 of 24
Share Link: 