DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

X5328PI-2.7A データシートの表示(PDF) - Renesas Electronics

部品番号
コンポーネント説明
メーカー
X5328PI-2.7A
Renesas
Renesas Electronics Renesas
X5328PI-2.7A Datasheet PDF : 21 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
X5328, X5329 (Replaces X25328, X25329)
PIN DESCRIPTION
Pin
Pin TS-
(SOIC/PDIP) SOP
1
1
2
2
5
8
6
9
3
6
4
7
8
14
7
13
3-5,10-12
Name
CS
SO
SI
SCK
WP
VSS
VCC
RESET/
RESET
NC
Function
Chip Select Input. CS HIGH, deselects the device and the SO output pin is at a
high impedance state. Unless a nonvolatile write cycle is underway, the device will
be in the standby power mode. CS LOW enables the device, placing it in the ac-
tive power mode. Prior to the start of any operation after power-up, a HIGH to
LOW transition on CS is required.
Serial Output. SO is a push/pull serial data output pin. A read cycle shifts data out
on this pin. The falling edge of the serial clock (SCK) clocks the data out.
Serial Input. SI is a serial data input pin. Input all opcodes, byte addresses, and
memory data on this pin. The rising edge of the serial clock (SCK) latches the input
data. Send all opcodes (Table 1), addresses and data MSB first.
Serial Clock. The Serial Clock controls the serial bus timing for data input and out-
put. The rising edge of SCK latches in the opcode, address, or data bits present on
the SI pin. The falling edge of SCK changes the data output on the SO pin.
Write Protect. The WP pin works in conjunction with a nonvolatile WPEN bit to
“lock” the setting of the Watchdog Timer control and the memory write protect bits.
Ground
Supply Voltage
Reset Output. RESET/RESET is an active LOW/HIGH, open drain output which
goes active whenever VCC falls below the minimum VCC sense level. It will remain
active until VCC rises above the minimum VCC sense level for 200ms. RESET/RE-
SET goes active on power-up at about 1V and remains active for 200ms after the
power supply stabilizes.
No internal connections
PIN CONFIGURATION
CS
SO
WP
VCC
8 Ld SOIC/PDIP
1
8
2 X5328/29 7
3
6
4
5
VCC
RESET/RESET
SCK
SI
14 Ld TSSOP
CS
1
14
SO
2
13
NC
3
12
NC
4 X5328/29 11
NC
5
10
WP
6
9
VSS
7
8
VCC
RESET/RESET
NC
NC
NC
SCK
SI
FN8132 Rev 2.00
October 16, 2015
Page 3 of 21

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]