ARM7TDMI データシートの表示（PDF） - Unspecified

部品番号

コンポーネント説明

メーカー

ARM7TDMI

General-Purpose 32-Bit Microprocessors

Unspecified 

Introduction

1.1 About the ARM7TDMI core

The ARM7TDMI core is a member of the ARM family of general-purpose 32-bit

microprocessors. The ARM family offers high performance for very low power

consumption, and small size.

The ARM architecture is based on Reduced Instruction Set Computer (RISC)

principles. The RISC instruction set, and related decode mechanism are much simpler

than those of Complex Instruction Set Computer (CISC) designs. This simplicity gives:

• a high instruction throughput

• an excellent real-time interrupt response

• a small, cost-effective, processor macrocell.

This section describes:

• The instruction pipeline on page 1-2

• Memory access on page 1-3

• Memory interface on page 1-4.

• EmbeddedICE Logic on page 1-4.

1.1.1

The instruction pipeline

The ARM7TDMI core uses a pipeline to increase the speed of the flow of instructions

to the processor. This allows several operations to take place simultaneously, and the

processing and memory systems to operate continuously.

A three-stage pipeline is used, so instructions are executed in three stages:

• Fetch

• Decode

• Execute.

The instruction pipeline is shown in Figure 1-1 on page 1-3.

1-2

Copyright © 1994-2001. All rights reserved.

ARM DDI 0029G

Share Link: