ISL88013IH546Z-TK データシートの表示（PDF） - Renesas Electronics

部品番号

コンポーネント説明

メーカー

ISL88013IH546Z-TK

5 Ld Voltage Supervisors with Adjustable Power-On Reset, Dual Voltage Monitoring or Watchdog Timer Capability

Renesas Electronics 

ISL88011, ISL88012, ISL88013, ISL88014, ISL88015

Pin Description

RST

The push-pull RST output is set to VDD (HIGH) listed in the

following:

1. The device is first powered up.

2. Either VDD or the voltage on VMON falls below their

respective minimum voltage sense levels.

3. MR is asserted.

4. The watchdog timeout expires.

RST/MR

This pin functions as both a reset output and a manual reset

input. The RST output functions identically to the

complementary RST output but is an open drain output that

is pulled to GND (LOW) when reset is asserted. The MR

input is an active-low debounced input to which a user can

connect a push-button to add manual reset capability or

drive with active low signal from a controller.

VDD

The VDD pin is the power supply terminal. It is monitored by

the ISL88011, ISL88012 and ISL88013. For these devices,

the voltage at this pin is compared against an internal

factory-programmed voltage trip point, VTHVDD. A reset is

first asserted when the device is initially powered up to

ensure that the power supply has stabilized. Thereafter,

reset is again asserted whenever VDD falls below VTHVDD.

The device is designed with hysteresis to help prevent

chattering due to noise.

VMON

The VMON pin on the ISL88012, ISL88014 and ISL88015 is

a monitored input voltage that is user-adjustable. The

voltage at this pin is compared against an internal 600mV

reference voltage (VTHVMON) and a reset is asserted

whenever the monitored voltage falls below this trip point.

WDI

The Watchdog Input takes an input from a microprocessor

and ensures that it periodically toggles the WDI pin,

otherwise the internal watchdog timer runs out and reset is

asserted. The internal Watchdog Timer is cleared whenever

the WDI input pin sees a rising or falling edge or the device

is manually reset.

CPOR

The CPOR input pin lets users increase the Power-On Reset

timeout delay (tPOR) by connecting a capacitor between

CPOR and ground. (See Figure 3)

VDD

VTHVDD

1V

VMON

MR

RST

tPOR

tRPD

tPOR

VTHVMON

>tMR

tRPD

tPOR

tPOR

RST

FN8093 Rev 5.00

December 4, 2015

FIGURE 1. VOLTAGE MONITORING TIMING DIAGRAM

Page 8 of 15

Share Link: